

# PIC32MX3XX/4XX Family Data Sheet

64/100-Pin General Purpose and USB 32-Bit Flash Microcontrollers

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
  knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
  Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, dsPIC, Keeloq, Keeloq logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, nanoWatt XLP, Omniscient Code Generation, PICC, PICC-18, PICkit, PICDEM, PICDEM.net, PICtail, PIC<sup>32</sup> logo, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$  is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

QUALITY MANAGEMENT SYSTEM

CERTIFIED BY DNV

ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



## High-Performance 80 MHz MIPS-Based 32-bit Flash Microcontroller 64/100-Pin General Purpose and USB

#### **High-Performance 32-bit RISC CPU:**

- MIPS32<sup>®</sup> M4K<sup>™</sup> 32-bit Core with 5-Stage Pipeline
- · 80 MHz Maximum Frequency
- 1.56 DMIPS/MHz (Dhrystone 2.1) Performance at 0 Wait State Flash Access
- Single-Cycle Multiply and High-Performance Divide Unit
- MIPS16e<sup>™</sup> Mode for Up to 40% Smaller Code Size
- Two Sets of 32 Core Register Files (32-bit) to Reduce Interrupt Latency
- Prefetch Cache Module to Speed Execution from Flash

#### **Microcontroller Features:**

- · Operating Voltage Range of 2.3V to 3.6V
- 32K to 512K Flash Memory (plus an additional 12KB of Boot Flash)
- 8K to 32K SRAM Memory
- Pin-Compatible with Most PIC24/dsPIC<sup>®</sup> Devices
- · Multiple Power Management Modes
- Multiple Interrupt Vectors with Individually Programmable Priority
- · Fail-Safe Clock Monitor Mode
- Configurable Watchdog Timer with On-Chip Low-Power RC Oscillator for Reliable Operation

#### **Peripheral Features:**

- Atomic SET, CLEAR and INVERT Operation on Select Peripheral Registers
- Up to 4-Channel Hardware DMA with Automatic Data Size Detection
- USB 2.0 Compliant Full Speed Device and On-The-Go (OTG) Controller
- · USB has a Dedicated DMA Channel
- · 10 MHz to 40 MHz Crystal Oscillator
- · Internal 8 MHz and 32 kHz Oscillators

- · Separate PLLs for CPU and USB Clocks
- Two I<sup>2</sup>C™ Modules
- · Two UART Modules with:
  - RS-232, RS-485 and LIN 1.2 support
  - IrDA<sup>®</sup> with On-Chip Hardware Encoder and Decoder
- Parallel Master and Slave Port (PMP/PSP) with 8-bit and 16-bit Data and Up to 16 Address Lines
- Hardware Real-Time Clock/Calendar (RTCC)
- Five 16-bit Timers/Counters (two 16-bit pairs combine to create two 32-bit timers)
- · Five Capture Inputs
- · Five Compare/PWM Outputs
- · Five External Interrupt Pins
- High-Speed I/O Pins Capable of Toggling at Up to 80 MHz
- High-Current Sink/Source (18 mA/18 mA) on All I/O Pins
- Configurable Open-Drain Output on Digital I/O Pins

#### **Debug Features:**

- · Two Programming and Debugging Interfaces:
  - 2-Wire Interface with Unintrusive Access and Real-time Data Exchange with Application
  - 4-wire MIPS® Standard Enhanced JTAG interface
- Unintrusive Hardware-Based Instruction Trace
- IEEE Std 1149.2 Compatible (JTAG) Boundary Scan

#### **Analog Features:**

- Up to 16-Channel 10-bit Analog-to-Digital Converter:
  - 1000 ksps Conversion Rate
  - Conversion Available During Sleep, Idle
- · Two Analog Comparators
- 5V Tolerant Input Pins (digital pins only)

TABLE 1: PIC32MX GENERAL PURPOSE – FEATURES

GENERAL PURPOSE														
Device	Pins	MHz	Program Memory (KB)	Data Memory (KB)	Timers/Capture/Compare	Programmable DMA Channels	VREG	Trace	EUART/SPI/I²C™	10-bit A/D (ch)	Comparators	PMP/PSP	JTAG	Packages <sup>(2)</sup>
PIC32MX320F032H	64	40	32 + 12 <sup>(1)</sup>	8	5/5/5	0	Yes	No	2/2/2	16	2	Yes	Yes	PT, MR
PIC32MX320F064H	64	80	64 + 12 <sup>(1)</sup>	16	5/5/5	0	Yes	No	2/2/2	16	2	Yes	Yes	PT, MR
PIC32MX320F128H	64	80	128 + 12 <sup>(1)</sup>	16	5/5/5	0	Yes	No	2/2/2	16	2	Yes	Yes	PT, MR
PIC32MX340F128H	64	80	128 + 12 <sup>(1)</sup>	32	5/5/5	4	Yes	No	2/2/2	16	2	Yes	Yes	PT, MR
PIC32MX340F256H	64	80	256 + 12 <sup>(1)</sup>	32	5/5/5	4	Yes	No	2/2/2	16	2	Yes	Yes	PT, MR
PIC32MX340F512H	64	80	512 + 12 <sup>(1)</sup>	32	5/5/5	4	Yes	No	2/2/2	16	2	Yes	Yes	PT, MR
PIC32MX320F128L	100	80	128 + 12 <sup>(1)</sup>	16	5/5/5	0	Yes	No	2/2/2	16	2	Yes	Yes	PT
PIC32MX340F128L	100	80	128 + 12 <sup>(1)</sup>	32	5/5/5	4	Yes	No	2/2/2	16	2	Yes	Yes	PT
PIC32MX360F256L	100	80	256 + 12 <sup>(1)</sup>	32	5/5/5	4	Yes	Yes	2/2/2	16	2	Yes	Yes	PT
PIC32MX360F512L	100	80	512 + 12 <sup>(1)</sup>	32	5/5/5	4	Yes	Yes	2/2/2	16	2	Yes	Yes	PT

**Legend:** PT = TQFP MR = QFN

Note 1: This device features 12 KB Boot Flash memory.

2: See Legend for an explanation of the acronyms. See Section 29.0 "Packaging Information" for details.


TABLE 2: PIC32MX USB - FEATURES


ABEL 2. TIGOZIMA GOB - I EATONEG															
					ι	JSB									
Device	Pins	MHz	Program Memory (KB)	Data Memory (KB)	Timers/Capture/Compare	Programmable DMA Channels	Dedicated USB DMA Channels	VREG	Trace	EUART/SPI/I²C™	10-bit A/D (ch)	Comparators	PMP/PSP	JTAG	Packages <sup>(2)</sup>
PIC32MX420F032H	64	80	32 + 12 <sup>(1)</sup>	8	5/5/5	0	2	Yes	No	2/1/2	16	2	Yes	Yes	PT, MR
PIC32MX440F128H	64	80	128 + 12 <sup>(1)</sup>	32	5/5/5	4	2	Yes	No	2/1/2	16	2	Yes	Yes	PT, MR
PIC32MX440F256H	64	80	256 + 12 <sup>(1)</sup>	32	5/5/5	4	2	Yes	No	2/1/2	16	2	Yes	Yes	PT, MR
PIC32MX440F512H	64	80	512 + 12 <sup>(1)</sup>	32	5/5/5	4	2	Yes	No	2/1/2	16	2	Yes	Yes	PT, MR
PIC32MX440F128L	100	80	128 + 12 <sup>(1)</sup>	32	5/5/5	4	2	Yes	No	2/2/2	16	2	Yes	Yes	PT
PIC32MX460F256L	100	80	256 + 12 <sup>(1)</sup>	32	5/5/5	4	2	Yes	Yes	2/2/2	16	2	Yes	Yes	PT
PIC32MX460F512L	100	80	512 + 12 <sup>(1)</sup>	32	5/5/5	4	2	Yes	Yes	2/2/2	16	2	Yes	Yes	PT


Legend: PT = TQFP MR = QFN


Note 1: This device features 12 KB Boot Flash memory.


2: See Legend for an explanation of the acronyms. See Section 29.0 "Packaging Information" for details.














#### **Table of Contents**

High-	-Performance 80 MHz MIPS-Based 32-bit Flash Microcontroller 64/100-Pin General Purpose and USB	1
1.0	Device Overview	
2.0	Guidelines for Getting Started with 32-bit Microcontrollers	15
3.0	PIC32MX MCU	19
4.0	Memory Organization	25
5.0	Flash Program Memory	55
6.0	Resets	57
7.0	Interrupt Controller	59
8.0	Oscillator Configuration	63
9.0	Prefetch Cache	65
10.0	Direct Memory Access (DMA) Controller	67
11.0	USB On-The-Go (OTG)	69
12.0	I/O Ports	71
13.0	Timer1	73
14.0	Timers 2, 3, 4, 5	75
15.0	Input Capture	77
16.0	Output Compare	79
17.0	Serial Peripheral Interface (SPI)	81
18.0	Inter-Integrated Circuit (I2C™)	83
19.0		85
20.0	Parallel Master Port (PMP)	89
21.0	Real-Time Clock and Calendar (RTCC)	91
22.0	10-bit Analog-to-Digital Converter (ADC)	93
23.0	Comparator	95
24.0	Comparator Voltage Reference (CVref)	97
25.0	Power-Saving Features	99
26.0	Special Features	101
27.0	Instruction Set	113
28.0	Development Support	121
28.0	Electrical Characteristics	
29.0	Packaging Information	157
INDE	EX	167
World	dwide Sales and Service	170

#### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

#### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

#### **Errata**

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- · Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

#### 1.0 DEVICE OVERVIEW

Note:


This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the appropriate section of the "PIC32MX Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32)

This document contains device-specific information for the PIC32MX3XX/4XX devices.

Figure 1-1 shows a general block diagram of the core and peripheral modules in the PIC32MX3XX/4XX families of devices.

Table 1-1 lists the functions of the various pins shown in the pinout diagrams.

FIGURE 1-1: BLOCK DIAGRAM<sup>(1,2)</sup>



**TABLE 1-1: PINOUT I/O DESCRIPTIONS** 

Pin Name	Pin Type	Buffer Type	Description
AN0-AN15	Туре		Analog input channels.
	<u>'</u>	Analog	
CLKO	0	ST/CMOS	External clock source input. Always associated with OSC1 pin function. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.
OSC1	I	ST/CMOS	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise.
OSC2	I/O	_	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.
SOSCI	I	ST/CMOS	32.768 kHz low-power oscillator crystal input; CMOS otherwise.
SOSCO	0	_	32.768 kHz low-power oscillator crystal output.
CN0-CN21	I	ST	Change notification inputs. Can be software programmed for internal weak pull-ups on all inputs.
IC1-IC5	I	ST	Capture inputs 1-5.
OCFA	I	ST	Compare Fault A input.
OC1-OC5	0	_	Compare outputs 1 through 5.
OCFB	I	ST	Output Compare Fault B Input.
INT0	ı	ST	External interrupt 0.
INT1	ı	ST	External interrupt 1.
INT2	I	ST	External interrupt 2.
INT3	I	ST	External interrupt 3.
INT4	l	ST	External interrupt 4.
RA0-RA15	I/O	ST	PORTA is a bidirectional I/O port.
RB0-RB15	I/O	ST	PORTB is a bidirectional I/O port.
RC0-RC15	I/O	ST	PORTC is a bidirectional I/O port.
RD0-RD15	I/O	ST	PORTD is a bidirectional I/O port.
RE0-RE15	I/O	ST	PORTE is a bidirectional I/O port.
RF0-RF15	I/O	ST	PORTF is a bidirectional I/O port.
RG0, RG1, RG4-RG15	I/O	ST	PORTG is a bidirectional I/O port.
RG2, RG3	I	ST	PORTG input pins.
T1CK	I	ST	Timer1 external clock input.
T2CK	I	ST	Timer2 external clock input.
T3CK	I	ST	Timer3 external clock input.
T4CK	I	ST	Timer4 external clock input.
T5CK	I	ST	Timer5 external clock input.
U1CTS	I	ST	UART1 clear to send.
U1RTS	0		UART1 ready to send.
U1RX	I	ST	UART1 receive.
U1TX	0	_	UART1 transmit.
U2CTS	I	ST	UART2 clear to send.
U2RTS	0		UART2 ready to send.
U2RX U2TX	0	ST	UART2 receive. UART2 transmit.
UZIA	U	_	UARTZ (IdiiSIIII).

**Legend:** CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

TTL = TTL input buffer

Analog = Analog input P = Power O = Output

I = Input

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Type	Buffer Type	Description
SCK1	I/O	ST	Synchronous serial clock input/output for SPI1.
SDI1	I	ST	SPI1 data in.
SDO1	0	_	SPI1 data out.
SS1	I/O	ST	SPI1 slave synchronization or frame pulse I/O.
SCK2	I/O	ST	Synchronous serial clock input/output for SPI2.
SDI2	I	ST	SPI2 data in.
SDO2	0	_	SPI2 data out.
SS2	I/O	ST	SPI2 slave synchronization or frame pulse I/O.
SCL1	I/O	ST	Synchronous serial clock input/output for I2C1.
SDA1	I/O	ST	Synchronous serial data input/output for I2C1.
TMS	I	ST	JTAG Test mode select pin.
TCK	I	ST	JTAG test clock input pin.
TDI	I	ST	JTAG test data input pin.
TDO	0		JTAG test data output pin.
RTCC	0		Real-Time Clock Alarm Output.
CVREF-	I	ANA	Comparator Voltage Reference (low).
CVREF+	I	ANA	Comparator Voltage Reference (high).
CVREFOUT	0	ANA	Comparator Voltage Reference Output.
C1IN-	I	ANA	Comparator 1 Negative Input.
C1IN+	I	ANA	Comparator 1 Positive Input.
C1OUT	0	_	Comparator 1 Output.
C2IN-	I	ANA	Comparator 2 Negative Input.
C2IN+	I	ANA	Comparator 2 Positive Input.
C2OUT	0	_	Comparator 2 Output.
PMA0	I/O	TTL/ST	Parallel Master Port Address Bit 0 Input (Buffered Slave modes) and Output (Master modes).
PMA1	I/O	TTL/ST	Parallel Master Port Address Bit 1 Input (Buffered Slave modes) and Output
PMA2-PMPA15	0		(Master modes). Parallel Master Port Address (Demultiplexed Master Modes).
PMENB	Ö		Parallel Master Port Enable Strobe (Master mode 1).
PMCS1	Ö	_	Parallel Master Port Chip Select 1 Strobe.
PMCS2	Ö	_	Parallel Master Port Chip Select 2 Strobe.
PMD0-PMD15	I/O	TTL/ST	Parallel Master Port Data (Demultiplexed Master mode) or Address/Data (Multiplexed Master modes).
PMRD	0	_	Parallel Master Port Read Strobe.
PMWR	Ö	_	Parallel Master Port Write Strobe.
PMALL	Ö	_	Parallel Master Port Address Latch Enable low-byte (Multiplexed Master
			modes).
PMALH	0	_	Parallel Master Port Address Latch Enable high-byte (Multiplexed Master
PMRD/PMWR	0	_	modes). Parallel Master Port Read/Write Strobe (Master mode 1).
PMALL	0	_	Parallel Master Port Address Latch Enable low-byte (Multiplexed Master
			modes).
PMALH	0	_	Parallel Master Port Address Latch Enable high-byte (Multiplexed Master
PMRD/PMWR	0	_	modes). Parallel Master Port Read/Write Strobe (Master mode 1).

**Legend:** CMOS = CMOS compatible input or output

Analog = Analog input P = PowerO = Output I = Input

ST = Schmitt Trigger input with CMOS levels

TTL = TTL input buffer

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Type	Buffer Type	Description		
VBUS	I	ANA	USB Bus Power Monitor.		
Vusb	Р	_	USB Internal Transceiver Supply.		
VBUSON	0	_	B Host and OTG Bus Power Control Output.		
D+	I/O	ANA	USB D+.		
D-	I/O	ANA	USB D		
USBID	I	ST	USB OTG ID Detect.		
ENVREG	I	ST	able for On-Chip Voltage Regulator.		
TRCLK	0	_	Trace Clock.		
TRD0-TRD3	0	_	Trace Data Bits 0-3		
PGED1	I/O	ST	Data I/O pin for programming/debugging communication channel 1.		
PGEC1	- 1	ST	Clock input pin for programming/debugging communication channel 1.		
PGED2	I/O	ST	Data I/O pin for programming/debugging communication channel 2.		
PGEC2	I	ST	Clock input pin for programming/debugging communication channel 2.		
MCLR	I/P	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.		
AVdd	Р	Р	Positive supply for analog modules. This pin must be connected at all times.		
AVss	Р	Р	Ground reference for analog modules.		
Vdd	Р	_	Positive supply for peripheral logic and I/O pins.		
Vcap/Vddcore	Р	_	CPU logic filter capacitor connection.		
Vss	Р	_	Ground reference for logic and I/O pins.		
VREF+	I	Analog	Analog voltage reference (high) input.		
VREF-	ı	Analog	Analog voltage reference (low) input.		

**Legend:** CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

TTL = TTL input buffer

Analog = Analog input O = Output P = Power I = Input

# 2.0 GUIDELINES FOR GETTING STARTED WITH 32-BIT MICROCONTROLLERS

Note:

This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. Refer to the "PIC32MX Family Reference Manual" for a detailed description of the PIC32MX MCU. The manual is available from the Microchip web site (www.Microchip.com/PIC32).

#### 2.1 Basic Connection Requirements

Getting started with the PIC32MX3XX/4XX family of 32-bit Microcontrollers (MCU) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see Section 2.2)
- All AVDD and AVSS pins (regardless if ADC module is not used) (see Section 2.2)
- VCAP/VDDCORE (see Section 2.3)
- MCLR pin (see Section 2.4)
- PGECx/PGEDx pins used for In-Circuit Serial Programming™ (ICSP™) and debugging purposes (see Section 2.5)
- OSC1 and OSC2 pins when external oscillator source is used (see Section 2.8)

Additionally, the following pins may be required:

 VREF+/VREF- pins used when external voltage reference for ADC module is implemented

Note: The AVDD and AVSS pins must be connected independent of ADC use and ADC voltage reference source.


#### 2.2 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD, and AVSS is required. See Figure 2-1.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of 0.1 μF (100 nF), 10-20V. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The
  decoupling capacitors should be placed as close
  to the pins as possible. It is recommended to
  place the capacitors on the same side of the
  board as the device. If space is constricted, the
  capacitor can be placed on another layer on the
  PCB using a via; however, ensure that the trace
  length from the pin to the capacitor is within onequarter inch (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μF to 0.001 μF. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1 μF in parallel with 0.001 μF.
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.

FIGURE 2-1: RECOMMENDED MINIMUM CONNECTION



#### 2.2.1 BULK CAPACITORS

The use of a bulk capacitor is recommended to improve power supply stability. Typical values range from 4.7  $\mu$ F to 47  $\mu$ F. This capacitor should be located as close to the device as possible.

### 2.3 Capacitor on Internal Voltage Regulator (VCAP/VDDCORE)

#### 2.3.1 INTERNAL REGULATOR MODE

A low-ESR (< 5 Ohms) capacitor is required on the VCAP/VDDCORE pin, which is used to stabilize the internal voltage regulator output. The VCAP/VDDCORE pin must not be connected to VDD, and must have a 10  $\mu\text{F}$  capacitor, with at least a 6V rating, connected to ground. The type can be ceramic or tantalum. Refer to Section 28.0 "Electrical Characteristics" for additional information. This mode is enabled by connecting the ENVREG pin to VDD.

#### 2.3.2 EXTERNAL REGULATOR MODE

In this mode the core voltage is supplied externally through the VDDCORE pin. A low-ESR capacitor of 10  $\mu$ F is recommended on the VDDCORE pin. This mode is enabled by grounding the ENVREG pin.

The placement of this capacitor should be close to the VCAP/VDDCORE. It is recommended that the trace length not exceed one-quarter inch (6 mm). Refer to Section 26.3 "On-Chip Voltage Regulator" for details.

#### 2.4 Master Clear (MCLR) Pin

The  $\overline{\text{MCLR}}$  pin provides for two specific device functions:


- · Device Reset
- · Device Programming and Debugging

Pulling The MCLR pin low generates a device reset. Figure 2-2 shows a typical MCLR circuit. During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor C, be isolated from the  $\overline{\text{MCLR}}$  pin during programming and debugging operations.

Place the components shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.

### FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS



- Note 1:  $R \le 10 \text{ k}\Omega$  is recommended. A suggested starting value is  $10 \text{ k}\Omega$ . Ensure that the MCLR pin VIH and VIL specifications are met.
  - 2:  $R1 \le 470\Omega$  will limit any current flowing into MCLR from the external capacitor C, in the event of MCLR pin breakdown, due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS). Ensure that the MCLR pin VIH and VIL specifications are met.
  - **3:** The capacitor can be sized to prevent unintentional resets from brief glitches or to extend the device reset period during POR.

#### 2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial Programming™ (ICSP™) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes, and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternately, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB® ICD 2, MPLAB® ICD 3, or MPLAB® REAL ICE $^{\text{TM}}$ .

For more information on ICD 2, ICD 3, and REAL ICE connection requirements, refer to the following documents that are available on the Microchip website.

- "MPLAB<sup>®</sup> ICD 2 In-Circuit Debugger User's Guide" DS51331
- "Using MPLAB® ICD 2" (poster) DS51265
- "MPLAB® ICD 2 Design Advisory" DS51566
- "Using MPLAB® ICD 3" (poster) DS51765
- "MPLAB<sup>®</sup> ICD 3 Design Advisory" DS51764
- "MPLAB<sup>®</sup> REAL ICE™ In-Circuit Debugger User's Guide" DS51616
- "Using MPLAB® REAL ICE™" (poster) DS51749

#### 2.6 JTAG

The TMS, TDO, TDI, and TCK pins are used for testing and debugging according to the Joint Test Action Group (JTAG) standard. It is recommended to keep the trace length between the JTAG connector and the JTAG pins on the device as short as possible. If the JTAG connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes, and capacitors on the TMS, TDO, TDI, and TCK pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternately, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

#### 2.7 Trace


The trace pins can be connected to a hardware-traceenabled programmer to provide a compress real time instruction trace. When used for trace the TRD3, TRD2, TRD1, TRD0, and TRCLK pins should be dedicated for this use. The trace hardware requires a 22 Ohm series resistor between the trace pins and the trace connector.

#### 2.8 External Oscillator Pins

Many MCUs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 8.0 "Oscillator Configuration"** for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3.

FIGURE 2-3: SUGGESTED PLACEMENT
OF THE OSCILLATOR
CIRCUIT



# 2.9 Configuration of Analog and Digital Pins During ICSP Operations

If MPLAB ICD 2, ICD 3, or REAL ICE is selected as a debugger, it automatically initializes all of the A/D input pins (ANx) as "digital" pins by setting all bits in the ADPCFG register.

The bits in this register that correspond to the A/D pins that are initialized by MPLAB ICD 2, ICD 3, or REAL ICE, must not be cleared by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain A/D pins as analog input pins during the debug session, the user application must clear the corresponding bits in the ADPCFG register during initialization of the ADC module.

When MPLAB ICD 2, ICD 3, or REAL ICE is used as a programmer, the user application firmware must correctly configure the ADPCFG register. Automatic initialization of this register is only done during debugger operation. Failure to correctly configure the register(s) will result in all A/D pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.

#### 2.10 Unused I/Os

Unused I/O pins should not be allowed to float as inputs. They can be configured as outputs and driven to a logic-low state.

Alternately, inputs can be reserved by connecting the pin to Vss through a 1k to 10k resistor and configuring the pin as an input.

#### 3.0 PIC32MX MCU

Note:

This data sheet summarizes the features of the PIC32MX3XX/4XX Family of devices. It is not intended to be a comprehensive reference source. Refer to the "PIC32MX Family Reference Manual" Section 2. "MCU" (DS61113) for a detailed description of the PIC32MX MCU. The manual is available from the Microchip web site (www.Microchip.com/PIC32). Resources for the MIPS32® M4K® Processor Core are available at www.mips.com/products/cores/32-bit-cores/ mips32-m4k/#.


The MCU module is the heart of the PIC32MX3XX/4XX Family processor. The MCU fetches instructions, decodes each instruction, fetches source operands, executes each instruction, and writes the results of instruction execution to the proper destinations.

#### 3.1 Features

- · 5-stage pipeline
- · 32-bit Address and Data Paths
- MIPS32 Enhanced Architecture (Release 2)
  - Multiply-Accumulate and Multiply-Subtract Instructions
  - Targeted Multiply Instruction
  - Zero/One Detect Instructions
  - WAIT Instruction
  - Conditional Move Instructions (MOVN, MOVZ)
  - Vectored interrupts
  - Programmable exception vector base
  - Atomic interrupt enable/disable
  - GPR shadow registers to minimize latency for interrupt handlers
  - Bit field manipulation instructions

- MIPS16e<sup>™</sup> Code Compression
  - 16-bit encoding of 32-bit instructions to improve code density
  - Special PC-relative instructions for efficient loading of addresses and constants
  - SAVE & RESTORE macro instructions for setting up and tearing down stack frames within subroutines
  - Improved support for handling 8 and 16-bit data types
- Simple Fixed Mapping Translation (FMT) mechanism
- · Simple Dual Bus Interface
  - Independent 32-bit address and data busses
  - Transactions can be aborted to improve interrupt latency
- · Autonomous Multiply/Divide Unit
  - Maximum issue rate of one 32x16 multiply per clock
  - Maximum issue rate of one 32x32 multiply every other clock
  - Early-in iterative divide. Minimum 11 and maximum 34 clock latency (dividend (rs) sign extension-dependent)
- · Power Control
  - Minimum frequency: 0 MHz
  - Low-Power mode (triggered by WAIT instruction)
  - Extensive use of local gated clocks
- · EJTAG Debug and Instruction Trace
  - Support for single stepping
  - Virtual instruction and data address/value
  - breakpoints
  - PC tracing with trace compression

#### FIGURE 3-1: MCU BLOCK DIAGRAM



#### 3.2 Architecture Overview

The PIC32MX3XX/4XX Family core contains several logic blocks working together in parallel, providing an efficient high performance computing engine. The following blocks are included with the core:

- · Execution Unit
- Multiply/Divide Unit (MDU)
- · System Control Coprocessor (CP0)
- Fixed Mapping Translation (FMT)
- · Dual Internal Bus interfaces
- · Power Management
- · MIPS16e Support
- · Enhanced JTAG (EJTAG) Controller

#### 3.2.1 EXECUTION UNIT

The PIC32MX3XX/4XX Family core execution unit implements a load/store architecture with single-cycle ALU operations (logical, shift, add, subtract) and an autonomous multiply/divide unit. The core contains thirty-two 32-bit general purpose registers used for integer operations and address calculation. One additional register file shadow set (containing thirty-two registers) is added to minimize context switching overhead during interrupt/exception processing. The register file consists of two read ports and one write port and is fully bypassed to minimize operation latency in the pipeline.

The execution unit includes:

- · 32-bit adder used for calculating the data address
- Address unit for calculating the next instruction address
- Logic for branch determination and branch target address calculation
- · Load aligner
- Bypass multiplexers used to avoid stalls when executing instructions streams where data producing instructions are followed closely by consumers of their results
- Leading Zero/One detect unit for implementing the CLZ and CLO instructions
- Arithmetic Logic Unit (ALU) for performing bitwise logical operations
- · Shifter and Store Aligner

#### 3.2.2 MULTIPLY/DIVIDE UNIT (MDU)

The PIC32MX3XX/4XX Family core includes a multiply/divide unit (MDU) that contains a separate pipeline for multiply and divide operations. This pipeline operates in parallel with the integer unit (IU) pipeline and does not stall when the IU pipeline stalls. This allows MDU operations to be partially masked by system stalls and/or other integer unit instructions.

The high-performance MDU consists of a 32x16 booth recoded multiplier, result/accumulation registers (HI and LO), a divide state machine, and the necessary multiplexers and control logic. The first number shown ('32' of 32x16) represents the *rs* operand. The second number ('16' of 32x16) represents the *rt* operand. The PIC32MX core only checks the value of the latter (*rt*) operand to determine how many times the operation must pass through the multiplier. The 16x16 and 32x16 operations pass through the multiplier once. A 32x32 operation passes through the multiplier twice.

The MDU supports execution of one 16x16 or 32x16 multiply operation every clock cycle; 32x32 multiply operations can be issued every other clock cycle. Appropriate interlocks are implemented to stall the issuance of back-to-back 32x32 multiply operations. The multiply operand size is automatically determined by logic built into the MDU.

Divide operations are implemented with a simple 1 bit per clock iterative algorithm. An early-in detection checks the sign extension of the dividend (*rs*) operand. If rs is 8 bits wide, 23 iterations are skipped. For a 16-bit-wide rs, 15 iterations are skipped, and for a 24-bit-wide rs, 7 iterations are skipped. Any attempt to issue a subsequent MDU instruction while a divide is still active causes an IU pipeline stall until the divide operation is completed.

Table 3-1 lists the repeat rate (peak issue rate of cycles until the operation can be reissued) and latency (number of cycles until a result is available) for the PIC32MX core multiply and divide instructions. The approximate latency and repeat rates are listed in terms of pipeline clocks.

TABLE 3-1: PIC32MX3XX/4XX FAMILY CORE HIGH-PERFORMANCE INTEGER MULTIPLY/DIVIDE UNIT LATENCIES AND REPEAT RATES

Opcode	Operand Size (mul rt) (div rs)	Latency	Repeat Rate
MULT/MULTU, MADD/MADDU,	16 bits	1	1
MSUB/MSUBU	32 bits	2	2
MUL	16 bits	2	1
	32 bits	3	2
DIV/DIVU	8 bits	12	11
	16 bits	19	18
	24 bits	26	25
	32 bits	33	32

The MIPS architecture defines that the result of a multiply or divide operation be placed in the HI and LO registers. Using the Move-From-HI (MFHI) and Move-From-LO (MFLO) instructions, these values can be transferred to the general purpose register file.

In addition to the HI/LO targeted operations, the MIPS32 architecture also defines a multiply instruction, MUL, which places the least significant results in the primary register file instead of the HI/LO register pair. By avoiding the explicit MFLO instruction, required when using the LO register, and by supporting multiple destination registers, the throughput of multiply-intensive operations is increased.

Two other instructions, multiply-add (MADD) and multiply-subtract (MSUB), are used to perform the multiply-accumulate and multiply-subtract operations. The MADD instruction multiplies two numbers and then adds

the product to the current contents of the HI and LO registers. Similarly, the MSUB instruction multiplies two operands and then subtracts the product from the HI and LO registers. The MADD and MSUB operations are commonly used in DSP algorithms.

### 3.2.3 SYSTEM CONTROL COPROCESSOR (CP0)

In the MIPS architecture, CP0 is responsible for the virtual-to-physical address translation, the exception control system, the processor's diagnostics capability, the operating modes (kernel, user, and debug), and whether interrupts are enabled or disabled. Configuration information, such as presence of options like MIPS16e, is also available by accessing the CP0 registers, listed in Table 3-2.

TABLE 3-2: COPROCESSOR 0 REGISTERS

Register Number	Register Name	Function
0-6	Reserved	Reserved in the PIC32MX3XX/4XX Family core
7	HWREna	Enables access via the RDHWR instruction to selected hardware registers
8	BadVAddr <sup>(1)</sup>	Reports the address for the most recent address-related exception
9	Count <sup>(1)</sup>	Processor cycle count
10	Reserved	Reserved in the PIC32MX3XX/4XX Family core
11	Compare <sup>(1)</sup>	Timer interrupt control
12	Status <sup>(1)</sup>	Processor status and control
12	IntCtl <sup>(1)</sup>	Interrupt system status and control
12	SRSCtl <sup>(1)</sup>	Shadow register set status and control
12	SRSMap <sup>(1)</sup>	Provides mapping from vectored interrupt to a shadow set
13	Cause <sup>(1)</sup>	Cause of last general exception
14	EPC <sup>(1)</sup>	Program counter at last exception
15	PRId	Processor identification and revision
15	EBASE	Exception vector base register
16	Config	Configuration register
16	Config1	Configuration register 1
16	Config2	Configuration register 2
16	Config3	Configuration register 3

TABLE 3-2: COPROCESSOR 0 REGISTERS (CONTINUED)

Register Number		Function
17-22	Reserved	Reserved in the PIC32MX3XX/4XX Family core
23	Debug <sup>(2)</sup>	Debug control and exception status
24	DEPC <sup>(2)</sup>	Program counter at last debug exception
25-29	Reserved	Reserved in the PIC32MX3XX/4XX Family core
30	ErrorEPC <sup>(1)</sup>	Program counter at last error
31	DESAVE <sup>(2)</sup>	Debug handler scratchpad register

Note 1: Registers used in exception processing.

2: Registers used during debug.

Coprocessor 0 also contains the logic for identifying and managing exceptions. Exceptions can be caused by a variety of sources, including alignment errors in data, external events, or program errors. Table 3-3 shows the exception types in order of priority.

TABLE 3-3: PIC32MX3XX/4XX FAMILY CORE EXCEPTION TYPES

Exception	Description
Reset	Assertion MCLR or a Power-On Reset (POR)
DSS	EJTAG Debug Single Step
DINT	EJTAG Debug Interrupt. Caused by the assertion of the external <i>EJ_DINT</i> input, or by setting the EjtagBrk bit in the ECR register
NMI	Assertion of NMI signal
Interrupt	Assertion of unmasked hardware or software interrupt signal
DIB	EJTAG debug hardware instruction break matched
AdEL	Fetch address alignment error Fetch reference to protected address
IBE	Instruction fetch bus error
DBp	EJTAG Breakpoint (execution of SDBBP instruction)
Sys	Execution of SYSCALL instruction
Вр	Execution of BREAK instruction
RI	Execution of a Reserved Instruction
CpU	Execution of a coprocessor instruction for a coprocessor that is not enabled
CEU	Execution of a CorExtend instruction when CorExtend is not enabled
Ov	Execution of an arithmetic instruction that overflowed
Tr	Execution of a trap (when trap condition is true)
DDBL / DDBS	EJTAG Data Address Break (address only) or EJTAG Data Value Break on Store (address + value)
AdEL	Load address alignment error Load reference to protected address
AdES	Store address alignment error Store to protected address
DBE	Load or store bus error
DDBL	EJTAG data hardware breakpoint matched in load data compare

#### 3.3 Power Management

The PIC32MX3XX/4XX Family core offers a number of power management features, including low-power design, active power management, and power-down modes of operation. The core is a static design that supports slowing or halting the clocks, which reduces system power consumption during idle periods.

### 3.3.1 INSTRUCTION-CONTROLLED POWER MANAGEMENT

The mechanism for invoking power-down mode is through execution of the WAIT instruction. For more information on power management, see **Section 25.0** "Power-Saving Features".

#### 3.3.2 LOCAL CLOCK GATING

The majority of the power consumed by the PIC32MX3XX/4XX Family core is in the clock tree and clocking registers. The PIC32MX family uses extensive use of local gated-clocks to reduce this dynamic power consumption.

#### 3.4 EJTAG Debug Support

The PIC32MX3XX/4XX Family core provides for an Enhanced JTAG (EJTAG) interface for use in the software debug of application and kernel code. In addition to standard user mode and kernel modes of operation, the PIC32MX3XX/4XX Family core provides a Debug mode that is entered after a debug exception (derived from a hardware breakpoint, single-step exception, etc.) is taken and continues until a debug exception return (DERET) instruction is executed. During this time, the processor executes the debug exception handler routine.

The EJTAG interface operates through the Test Access Port (TAP), a serial communication port used for transferring test data in and out of the PIC32MX3XX/4XX Family core. In addition to the standard JTAG instructions, special instructions defined in the EJTAG specification define what registers are selected and how they are used.

NOTES:

#### 4.0 MEMORY ORGANIZATION

Note:

This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. Refer to the "PIC32MX Family Reference Manual" Section 3. "Memory Organization" (DS61115) for a detailed description of this peripheral. The manual is available from the Microchip web site (www.Microchip.com/PIC32).

PIC32MX3XX/4XX microcontrollers provide 4 GB of unified virtual memory address space. All memory regions including program, data memory, SFRs, and Configuration registers reside in this address space at their respective unique addresses. The program and data memories can be optionally partitioned into user and kernel memories. In addition, the data memory can be made executable, allowing PIC32MX3XX/4XX to execute from data memory.


#### **Key Features:**

- · 32-bit native data width
- · Separate User and Kernel mode address space
- Flexible program Flash memory partitioning
- Flexible data RAM partitioning for data and program space
- · Separate boot Flash memory for protected code
- Robust bus exception handling to intercept runaway code.
- Simple memory mapping with Fixed Mapping Translation (FMT) unit
- · Cacheable and non-cacheable address regions

#### 4.1 PIC32MX3XX/4XX Memory Layout

PIC32MX3XX/4XX microcontrollers implement two address spaces: Virtual and Physical. All hardware resources such as program memory, data memory, and peripherals are located at their respective physical addresses. Virtual addresses are exclusively used by the CPU to fetch and execute instructions as well as access peripherals. Physical addresses are used by peripherals such as DMA and Flash controller that access memory independently of CPU.

FIGURE 4-1: MEMORY MAP ON RESET FOR PIC32MX320F032H, PIC32MX420F032H DEVICES<sup>(1)</sup>






FIGURE 4-3: MEMORY MAP ON RESET FOR PIC32MX320F128H, PIC32MX320F128L DEVICES<sup>(1)</sup>




FIGURE 4-4: MEMORY MAP ON RESET FOR PIC32MX340F128H, PIC32MX340F128L, PIC32MX440F128H, PIC32MX440F128L DEVICES<sup>(1)</sup>




FIGURE 4-5: MEMORY MAP ON RESET FOR PIC32MX340F256H, PIC32MX360F256L, PIC32MX440F256H, PIC32MX460F256L DEVICES<sup>(1)</sup>





FIGURE 4-6: MEMORY MAP ON RESET FOR PIC32MX340F512H, PIC32MX360F512L, PIC32MX440F512H, PIC32MX460F512L DEVICES<sup>(1)</sup>



### 4.1.1 PERIPHERAL REGISTERS LOCATIONS

Table 4-1 through Table 4-25 contain the peripheral address maps for the PIC32MX3XX/4XX device. Peripherals located on the PB Bus are mapped to 512 byte boundaries. Peripherals on the FPB Bus are mapped to 4 Kbyte boundaries.

DS6
1143F
-page
္သ

<b>TABLE 4-1:</b>	RUS	MATRIX	REGISTERS	MAP

SFR Virtual Addr	SFR Name		Bits 31/15	Bits 30/14	Bits 29/13	Bits 28/12	Bits 27/11	Bits 26/10	Bits 25/9	Bits 24/8	Bits 23/7	Bits 22/6	Bits 21/5	Bits 20/4	Bits 19/3	Bits 18/2	Bits 17/1	Bits 16/0
BF88_2000 E		31:16	_	_	_	_	_	BMX CHEDMA	_	_	_	_	_	BMX ERRIXI	BMX ERRICD	BMX ERRDMA	BMX ERRDS	BMX ERRIS
		15:0	_	1	1	_	_	_	-	-	1	BMX WSDRM	_	_	_	В	MXARB<2:0	>
BF88_2010		31:16	_	_	_	_	_	-	_	_	_	_	_	_	_	_	_	_
BF00_2010	DKPBA <sup>(1)</sup>	15:0		BMXDKPBA<15:0>														
DE00 2020	BMX DUDBA <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF88_2020		15:0	BMXDUDBA<15:0>															
DE00 2020	BMX DUPBA <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF88_2030		15:0		BMXDUPBA<15:0>														
BF88_2040	BMXDRMSZ	31:16 15:0		BMXDRMSZ<31:0>														
BF88_2050		31:16	_	_	_	_	_	_	_	_	_	_	_	_		BMXPUPE	3A<19:16>	
DF00_2000	PUPBA <sup>(1)</sup>	15:0								BMXPUP	BA<15:0>							
BF88_2060	BMXPFMSZ	31:16 15:0		BMXPFMSZ<31:0>														
BF88_2070	BMX BOOTSZ	31:16 15:0		BMXBOOTSZ<31:0>														
	10.0																	

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

This register has corresponding CLR, SET, and INV Registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information. Note 1:

#### INTERRUPT REGISTERS MAP(1) **TABLE 4-2:**

SFR Virtual Addr	SFR Name		Bits 31/15	Bits 30/14	Bits 29/13	Bits 28/12	Bits 27/11	Bits 26/10	Bits 25/9	Bits 24/8	Bits 23/7	Bits 22/6	Bits 21/5	Bits 20/4	Bits 19/3	Bits 18/2	Bits 17/1	Bits 16/0		
BF88_1000 IN	INITOON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	SS0		
	INTCON	15:0	_	FRZ	_	MVEC	_		TRC<2:0>		_	_	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP		
BF88 1010	INTSTAT	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_		
BF66_1010	INISIAI	15:0	_	_	_	_	RIPL<2:0>							VEC<5:0>						
BF88_1020	IPTMR	31:16 15:0		IPTMR<31:0>																
DE00 1020	IFS0	31:16	I2C1MIF	I2C1SIF	I2C1BIF	U1TXIF	U1RXIF	U1EIF	SPI1RXIF	SPI1TXIF	SPI1EIF	OC5IF	IC5IF	T5IF	INT4IF	OC4IF	IC4IF	T4IF		
BF88_1030	IF50	15:0	INT3IF	OC3IF	IC3IF	T3IF	INT2IF	OC2IF	IC2IF	T2IF	INT1IF	OC1IF	IC1IF	T1IF	INT0IF	CS1IF	CS0IF	CTIF		
BF88 1040	IFS1	31:16	_	_	_	_	_	_	USBIF <sup>(4)</sup>	FCEIF	_	_	_	_	DMA3IF <sup>(2)</sup>	DMA2IF <sup>(2)</sup>	DMA1IF <sup>(2)</sup>	DMA0IF <sup>(2)</sup>		
DF00_1040	IF51	15:0	RTCCIF	FSCMIF	I2C2MIF	I2C2SIF	I2C2BIF	U2TXIF	U2RXIF	U2EIF	SPI2RXIF <sup>(3)</sup>	SPI2TXIF(3)	SPI2EIF <sup>(3)</sup>	CMP2IF	CMP1IF	PMPIF	AD1IF	CNIF		

PIC32MX3XX/4XX

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

- All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more Note 1: information.
  - These bits are not present on PIC32MX320FXXXX/420FXXXX devices. These bits are not present on PIC32MX420FXXXX/440FXXXX devices. 2:
  - These bits are not present on PIC32MX320FXXXX/340FXXXX/360FXXXX devices.

INTERRUPT REGISTERS MAP<sup>(1)</sup> (CONTINUED) **TABLE 4-2:** 

SFR Virtual Addr	SFR Name		Bits 31/15	Bits 30/14	Bits 29/13	Bits 28/12	Bits 27/11	Bits 26/10	Bits 25/9	Bits 24/8	Bits 23/7	Bits 22/6	Bits 21/5	Bits 20/4	Bits 19/3	Bits 18/2	Bits 17/1	Bits 16/0
BF88_1060	IEC0	31:16	I2C1MIE	I2C1SIE	I2C1BIE	U1TXIE	U1RXIE	U1EIE	SPI1RXIE	SPI1TXIE	SPI1EIE	OC5IE	IC5IE	T5IE	INT4IE	OC4IE	IC4IE	T4IE
DI 00_1000		15:0	INT3IE	OC3IE	IC3IE	T3IE	INT2IE	OC2IE	IC2IE	T2IE	INT1IE	OC1IE	IC1IE	T1IE	INT0IE	CS1IE	CS0IE	CTIE
BF88 1070	IEC1	31:16	1	_	_	1	1	1	USBIE	FCEIE	_		_	_	DMA3IE <sup>(2)</sup>	DMA2IE <sup>(2)</sup>	DMA1IE <sup>(2)</sup>	DMA0IE <sup>(2)</sup>
DI 00_1070		15:0	RTCCIE	FSCMIE	I2C2MIE	I2C2SIE	I2C2BIE	U2TXIE	U2RXIE	U2EIE	SPI2RXIE <sup>(3)</sup>	SPI2TXIE <sup>(3)</sup>	SPI2EIE <sup>(3)</sup>	CMP2IE	CMP1IE	PMPIE	AD1IE	CNIE
BF88 1090	IPC0	31:16	_	_	_		INT0IP<2:0>			S<1:0>	_	_	_		CS1IP<2:0>		CS1IS	S<1:0>
BF00_1090	IFCU	15:0	_	_	_		CS0IP<2:0>		CS0IS	S<1:0>	_	_	_		CTIP<2:0>	CTIS<1:0>		
BF88 10A0	IPC1	31:16	_	_					INT1IS	S<1:0>	_	_	_		OC1IP<2:0>		OC1IS<1:0>	
DF00_TUAU	IPCT	15:0	_	_	_		IC1IP<2:0>		IC1IS	<1:0>	_	_	_		T1IP<2:0>	T1IS<1:0>		
BF88 10B0	IPC2	31:16	_	_	_	INT2IP<2:0>			INT2IS	S<1:0>	_	_	_	OC2IP<2:0>			OC2IS<1:0>	
DE00_10D0	IPC2	15:0	_	_	_		IC2IP<2:0>		IC2IS	<1:0>	_	_	_		T2IP<2:0>	T2IS<1:0>		
BF88 10C0	IPC3	31:16	_	_	_		NT3IP<2:0>	•	INT3IS	S<1:0>	_	_	_		OC3IP<2:0>	OC3IS<1:0>		
BF00_10C0	IFGS	15:0	_	_	_		IC3IP<2:0>		IC3IS	<1:0>	_	_	_		T3IP<2:0>	T3IS<1:0>		
BF88 10D0	IPC4	31:16	_	_	_	1	INT4IP<2:0>			S<1:0>	_	_	_	OC4IP<2:0>			OC4IS<1:0>	
DL00_10D0		15:0	_	_	_	IC4IP<2:0>		IC4IS<1:0>		_	_	_	T4IP<2:0>			T4IS<1:0>		
BF88 10E0	IPC5	31:16	_	_	_	SPI1IP<2:0>			SPI1IS<1:0>		_	-	_	OC5IP<2:0>			OC5IS<1:0>	
DI 00_10L0	11 03	15:0	1	_	_		IC5IP<2:0>		IC5IS	<1:0>	_	1	_	T5IP<2:0>			T5IS<1:0>	
BF88_10F0	IPC6	31:16	1	_	_		AD1IP<2:0>		AD1IS	S<1:0>	_	I	_		CNIP<2:0>	CNIS<1:0>		
DI 00_101 0	11 00	15:0	1	_	_		I2C1IP<2:0>		12C115	I2C1IS<1:0> —			_		U1IP<2:0>		U1IS<1:0>	
BF88 1100	IPC7	31:16	_	_	_	S	PI2IP<2:0> <sup>(3</sup>	3)	SPI2IS<1:0>(3)		_	_	_	— CMP2IP<2:0>		>	CMP2IS<1:0>	
BF00_1100	IF C1	15:0	_	_	_	C	MP1IP<2:0	>	CMP1IS<1:0>		_	_	_	PMPIP<2:0>			PMPIS<1:0>	
BF88_1110	IPC8	31:16	_	_	_	F	RTCCIP<2:0	>	RTCCI	S<1:0>	_	-	_	FSCMIP<2:0>		>	FSCMI	S<1:0>
BF00_1110	IFCO	15:0	_	_	_	I2C2IP<2:0>		12C2IS	S<1:0>	_	_	_		U2IP<2:0>		U2IS<1:0>		
BF88_1120	IPC9	31:16	_	_	_	DMA3IP<2:0> <sup>(2)</sup>		DMA3IS		_	_	_ D		MA2IP<2:0> <sup>(2)</sup>		DMA2IS<1:0>(2)		
DF00_1120	1509	15:0	_	_	_	DI	MA1IP<2:0>	(2)	DMA1IS<1:0>(2)			_	_	DMA0IP<2:0> <sup>(2)</sup>		DMA0IS<1:0>(2)		
DE00 1140	IPC11	31:16	_	_	_	_	_	_	_	_	_	_	_			_	_	_
BF88_1140	IPCTI	15:0	_	_	_	U	USBIP<2:0>(4)		USBIS	USBIS<1:0>(4)					FCEIP<2:0>	FCEIS<1:0>		

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more

- These bits are not present on PIC32MX320FXXXX/420FXXXX devices.

  These bits are not present on PIC32MX420FXXXX/440FXXXX devices.

  These bits are not present on PIC32MX320FXXXX/340FXXXX/360FXXXX devices.

TABLE 4	4-3:	TIME	R1-5 RI	EGISTE	RS MAF	(1)
SFR Virtual	SFR		Bits	Bits	Bits	В

SFR Virtual Addr	SFR Name		Bits 31/15	Bits 30/14	Bits 29/13	Bits 28/12	Bits 27/11	Bits 26/10	Bits 25/9	Bits 24/8	Bits 23/7	Bits 22/6	Bits 21/5	Bits 20/4	Bits 19/3	Bits 18/2	Bits 17/1	Bits 16/0
BF80_0600	T1CON	31:16	_	_	_	_	_	_	_	_	_		_	_	_	_	_	_
DI 00_0000	TICON	15:0	ON	FRZ	SIDL	TWDIS	TWIP	_	_	1	TGATE	I	TCKPS	S<1:0>	1	TSYNC	TCS	_
BF80_0610	TMR1	31:16	_	_	-	_		_	_	_	_	1	_	_	_	_	_	_
DI 00_0010	TIVITY	15:0								TMR1	<15:0>							
BF80_0620	PR1	31:16	_	_		_	_	_	_	1	_		_	_	1	_	_	_
DI 00_0020	TIXI	15:0								PR1<	15:0>							
BF80_0800	T2CON	31:16	_	_	-	_	_	_	_	1	_	1	_	_	-	_	_	_
DI 00_0000	120011	15:0	ON	FRZ	SIDL	_	_	_	_	1	TGATE		TCKPS<2:0>	•	T32	_	TCS	_
BF80_0810	TMR2	31:16	_	_	_	_	_	_		_	_	_	_	_	_	_	_	_
B1 00_0010	1111111	15:0								TMR2	<15:0>							
BF80_0820	PR2	31:16		_	_	_	_	_		_	_	_	_		_	_		_
D1 00_0020		15:0								PR2<	15:0>							
BF80_0A00	T3CON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
B1 00_07100	100011	15:0	ON	FRZ	SIDL	_	_	_	_	_	TGATE		TCKPS<2:0>		_	_	TCS	_
BF80_0A10	TMR3	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
5. 00_0/1.0		15:0								TMR3	<15:0>							
BF80_0A20	PR3	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
5. 00_0/120		15:0			1					PR3<	15:0>				1			
BF80_0C00	T4CON	31:16	_	_	_	_	_	_	_	_	_	-	_	_	_	_	_	_
		15:0	ON	FRZ	SIDL	_	_	_		_	TGATE		TCKPS<2:0>	•	T32	_	TCS	_
BF80_0C10	TMR4	31:16		_	_	_	_	_		_	_	_	_		_	_		_
_		15:0		I						TMR4	<15:0>							
BF80_0C20	PR4	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
		15:0		1						PR4<	15:0>							
BF80_0E00	T5CON	31:16	_	_	_	_	_	_		_	_	_	_	_	_	_	_	_
		15:0	ON	FRZ	SIDL	_	_	_			TGATE		TCKPS<2:0>			_	TCS	_
BF80_0E10	TMR5	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
		15:0								TMR5	<15:0>							
BF80_0E20	PR5	31:16		_	_	_	_	_		_	_	_	_	_	_	_	_	_
Logonda		15:0	on Pocot	<del></del>		d as 'O' Pas				PR5<	15:0>							

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more infor-

PIC32MX3XX/4XX

#### TABLE 4-4: INPUT CAPTURE1-5 REGISTERS MAP

SFR Virtual Addr	SFR Name		Bits 31/15	Bits 30/14	Bits 29/13	Bits 28/12	Bits 27/11	Bits 26/10	Bits 25/9	Bits 24/8	Bits 23/7	Bits 22/6	Bits 21/5	Bits 20/4	Bits 19/3	Bits 18/2	Bits 17/1	Bits 16/0
DE00 2000	IC1CON <sup>(1)</sup>	31:16		_	_	-	-	_	_	_	_	_	-	-	_	-	_	_
BF80_2000	IC ICON <sup>17</sup>	15:0	ON	FRZ	SIDL	_	_	_	ICFEDGE	ICC32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>	
BF80 2010	IC1BUF	31:16								IC1BUF	~21·0>							
BF60_2010	ICIBOF	15:0								ЮТВОГ	~31.0>							
BF80_2200	IC2CON <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF00_2200	1020011	15:0	ON	ON         FRZ         SIDL         —         —         —         ICFEDGE         ICC32         ICTMR								ICI<	1:0>	ICOV	ICBNE		ICM<2:0>	
BF80_2210	IC2BUF	31:16		IC2BUF<31:0>														
DI 00_2210	0200	15:0		IC2BUF<31:0>														
BF80_2400	IC3CON <sup>(1)</sup>	31:16	1	1	_	_	_	-	_	_	1	_	_	1	_	1	_	_
DI 00_2400	100001	15:0	ON	FRZ	SIDL	_	_	-	ICFEDGE	ICC32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>	
BF80 2410	IC3BUF	31:16								IC3BUF	<31.0>							
DI 00_2410	100001	15:0								100001	101.05							
BF80 2600	IC4CON <sup>(1)</sup>	31:16	_	_	_	_	_	_	_		_	_	_	_	_		_	_
DI 00_2000	1040014	15:0	ON	FRZ	SIDL	_	_	_	ICFEDGE	ICC32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>	
BF80 2610	IC4BUF	31:16								IC4BUF	<31.0>							
D1 00_2010	10 1001	15:0								10 1001	-01.0-							
BF80_2800	IC5CON <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	_	_	_	_	-	_	-	_	_
27 00_2000	1000014	15:0	ON	FRZ	SIDL	_	_	_	ICFEDGE	ICC32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>	
BF80_2810	IC5BUF	31:16 15:0								IC5BUF	<31:0>							
			D t															

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET, and INV Registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

# TABLE 4-5: OUTPUT COMPARE 1-5 REGISTERS MAP<sup>(1)</sup>

SFR Virtual Addr	SFR Name		Bits 31/15	Bits 30/14	Bits 29/13	Bits 28/12	Bits 27/11	Bits 26/10	Bits 25/9	Bits 24/8	Bits 23/7	Bits 22/6	Bits 21/5	Bits 20/4	Bits 19/3	Bits 18/2	Bits 17/1	Bits 16/0
BF80 3000	OC1CON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF60_3000	OCICON	15:0	ON	FRZ	SIDL	_	-	_	_	_	_	_	OC32	OCFLT	OCTSEL		OCM<2:0>	
DE00 2010	80 3010 OC1R 31:16 OC1R<31:0>																	
BF80_3010 OC1R 15:0 OC1R <ahree="https: 10.100="" 10.1000="" 10.1000<="" doi.org="" td=""><td></td></ahree="https:>																		
BF80_3020	OC1RS	31:16 15:0								OC1RS	<31:0>							
BF80 3200	OC2CON	31:16	_	_	_	_	-	_	_	_	_	_	_	_	_	_	_	_
DF0U_3200	UCZCUN	15:0	ON	FRZ	SIDL	_	_	_	_	_	_	_	OC32	OCFLT	OCTSEL		OCM<2:0>	
BF80 3210	OC2R	31:16								OC2R-	<31.0>							
DI 00_3210	OOZK	15:0								JUZK	N 1.07							

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

<b>TABLE 4-5</b> :	OUTPUT COMPARE 1-5 REGISTERS MAP <sup>(1)</sup> (CONTINUED)
IADLE 4-3.	OUTPUT CONFARE 1-3 REGISTERS MAP (CONTINUED)

SFR Name		Bits 31/15	Bits 30/14	Bits 29/13	Bits 28/12	Bits 27/11	Bits 26/10	Bits 25/9	Bits 24/8	Bits 23/7	Bits 22/6	Bits 21/5	Bits 20/4	Bits 19/3	Bits 18/2	Bits 17/1	Bits 16/0
OC2RS	31:16 15:0								OC2RS	i<31:0>							
00000N	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
OC3CON	15:0	ON	FRZ	SIDL	_	_	-	-	_	-	1	OC32	OCFLT	OCTSEL		OCM<2:0>	
OC3R	31:16 15:0		OC3R<31:0>														
OC3RS	31:16 15:0								OC3RS	<31:0>							
00400N	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
OC4CON	15:0	ON	FRZ	SIDL	_	_	_	-	_	_	_	OC32	OCFLT	OCTSEL		OCM<2:0>	
OC4R	31:16 15:0								OC4R	<31:0>							
OC4RS	31:16 15:0								OC4RS	i<31:0>							
OC5CON	31:16	1	_	_	_	1	-	-	_	-	1	_	_	_	_	_	_
OCSCON	15:0	ON	FRZ	SIDL	_	-	_	_	_	_	_	OC32	OCFLT	OCTSEL		OCM<2:0>	
OC5R	31:16 15:0								OC5R	<31:0>							
OC5RS	31:16 15:0								OC5RS	<31:0>							
	OC2RS OC3CON OC3R OC3RS OC4CON OC4R OC4RS OC5CON OC5R	Name         Name           OC2RS         31:16 15:0           OC3CON         31:16 15:0           OC3RS         31:16 15:0           OC4CON         31:16 15:0           OC4RS         31:16 15:0           OC4RS         31:16 15:0           OC5CON         31:16 15:0           OC5CON         31:16 15:0           OC5RS         31:16 31:16	Name         31/15           OC2RS         31:16 15:0           OC3CON         31:16 5:0           OC3R         31:16 15:0           OC3RS         31:16 15:0           OC4CON         31:16 5:0           OC4R         31:16 15:0           OC4RS         31:16 15:0           OC5CON         31:16 15:0           OC5CON         31:16 15:0           OC5RS         31:16 15:0           OC5RS         31:16 15:0	Name         31/15         30/14           OC2RS         31:16 15:0         —         —           OC3CON 15:0         31:16 15:0         —         —           OC3RS         31:16 15:0         —         —           OC4CON 15:0         31:16 15:0         —         —           OC4RS         31:16 15:0         —         —           OC4RS         31:16 15:0         —         —           OC5CON 15:0         31:16 15:0         —         —           OC5RS         31:16 15:0         —         —           OC5RS         31:16 15:0         —         —	Name         31/15         30/14         29/13           OC2RS         31:16 15:0         —         —         —           OC3CON 15:0         31:16 15:0         —         —         —           OC3RS         31:16 15:0         —         —         —           OC4CON 15:0         31:16 15:0         —         —         —           OC4RS         31:16 15:0         —         —         —           OC5CON 15:0         ON 15:0         ON 15:0         FRZ         SIDL           OC5RS         31:16 15:0         —         —         —           OC5RS         31:16 15:0         —         —         —           OC5RS         31:16 15:0         —         —         —	Name         31/15         30/14         29/13         28/12           OC2RS         31:16 15:0         —         —         —         —           OC3CON 15:0         31:16 15:0         —         —         —         —           OC3RS         31:16 15:0         —         —         —         —         —           OC4CON 15:0         31:16 15:0         —<	Name         31/15         30/14         29/13         28/12         27/11           OC2RS         31:16 15:0         —	Name         31/15         30/14         29/13         28/12         27/11         26/10           OC2RS         31:16         -	Name         31/15         30/14         29/13         28/12         27/11         26/10         25/9           OC2RS         31:16 15:0         — <td>Name         31/15         30/14         29/13         28/12         27/11         26/10         25/9         24/8           OC2RS         31:16 15:0         -         &lt;</td> <td>Name         31/15         30/14         29/13         28/12         27/11         26/10         25/9         24/8         23/7           OC2RS         31:16 15:0         OC2RS         31:0&gt;         OC2RS         31:0&gt;           OC3CON         31:16 15:0         ON         FRZ         SIDL         OR         OC3RS         31:0&gt;           OC3RS         31:16 15:0         ON         FRZ         SIDL         OR         OC3RS         31:0&gt;           OC4CON         31:16 15:0         ON         FRZ         SIDL         OR         OC4R         OC4</td> <td>Name         31/15         30/14         29/13         28/12         27/11         26/10         25/9         24/8         23/7         22/6           OC2RS         31:16 15:0         —</td> <td>Name   31/15   30/14   29/13   28/12   27/11   26/10   25/9   24/8   23/7   22/6   21/5    </td> <td>Name         sind         31/15         30/14         29/13         28/12         27/11         26/10         25/9         24/8         23/7         22/6         21/5         20/4           OC2RS         31:16 15:0         ————————————————————————————————————</td> <td>Name     Sairie     31/15     30/14     29/13     28/12     27/11     26/10     25/9     24/8     23/7     22/6     21/5     20/4     19/3       OC2RS     31:16     15:0     -     <td< td=""><td>Name   Section   Section  </td><td>  Name</td></td<></td>	Name         31/15         30/14         29/13         28/12         27/11         26/10         25/9         24/8           OC2RS         31:16 15:0         -         <	Name         31/15         30/14         29/13         28/12         27/11         26/10         25/9         24/8         23/7           OC2RS         31:16 15:0         OC2RS         31:0>         OC2RS         31:0>           OC3CON         31:16 15:0         ON         FRZ         SIDL         OR         OC3RS         31:0>           OC3RS         31:16 15:0         ON         FRZ         SIDL         OR         OC3RS         31:0>           OC4CON         31:16 15:0         ON         FRZ         SIDL         OR         OC4R         OC4	Name         31/15         30/14         29/13         28/12         27/11         26/10         25/9         24/8         23/7         22/6           OC2RS         31:16 15:0         —	Name   31/15   30/14   29/13   28/12   27/11   26/10   25/9   24/8   23/7   22/6   21/5	Name         sind         31/15         30/14         29/13         28/12         27/11         26/10         25/9         24/8         23/7         22/6         21/5         20/4           OC2RS         31:16 15:0         ————————————————————————————————————	Name     Sairie     31/15     30/14     29/13     28/12     27/11     26/10     25/9     24/8     23/7     22/6     21/5     20/4     19/3       OC2RS     31:16     15:0     - <td< td=""><td>Name   Section   Section  </td><td>  Name</td></td<>	Name   Section   Section	Name

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more infor-

#### I2C1-2 REGISTERS MAP(1) **TABLE 4-6:**

SFR Virtual Addr	SFR Name		Bits 31/15	Bits 30/14	Bits 29/13	Bits 28/12	Bits 27/11	Bits 26/10	Bits 25/9	Bits 24/8	Bits 23/7	Bits 22/6	Bits 21/5	Bits 20/4	Bits 19/3	Bits 18/2	Bits 17/1	Bits 16/0
BF80 5000	I2C1CON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF60_5000	IZC ICON	15:0	ON	FRZ	SIDL	SCLREL	STRICT	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
BF80 5010	I2C1STAT	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF60_5010	120131A1	15:0	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF
BF80 5020	I2C1ADD	31:16	_	_	1	_	_	_	_	_	-	_	-	_	_	1	_	_
DI 00_3020	120 1700	15:0	_		1	_	_	_					ADD-	<9:0>				
BF80 5030	I2C1MSK	31:16	_	_	1	_	_	_	_	_	1	_	I	_	1	_	_	_
DI 00_3030	120 TWOK	15:0	_	_	1	_	_	_					MSK-	<9:0>				
BF80_5040	I2C1BRG	31:16	_	_	_	_	_	_	-	_	-	_	_	_	_	_	_	_
	IZCIBRG	15:0	_	_	_	_			I2C1BRG<11:0>									

PIC32MX3XX/4XX

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table except I2CxRCV have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. Note 1: ters" for more information.

# TABLE 4-6: I2C1-2 REGISTERS MAP<sup>(1)</sup> (CONTINUED)

SFR Virtual Addr	SFR Name		Bits 31/15	Bits 30/14	Bits 29/13	Bits 28/12	Bits 27/11	Bits 26/10	Bits 25/9	Bits 24/8	Bits 23/7	Bits 22/6	Bits 21/5	Bits 20/4	Bits 19/3	Bits 18/2	Bits 17/1	Bits 16/0
BF80_5050	I2C1TRN	31:16	_	_		_	_		_	_	_	_	_	_	_	_	_	_
DI 00_3030	12011111	15:0	1	1	1	_	1	I	-	1				I2CT1DA	ATA<7:0>			
BF80_5260	I2C1RCV	31:16	1	1	1	_	1		_	1	1	_	1	1	-	1	1	1
DI 00_3200	12011101	15:0	1	-	1	_	-	1	_	1				I2CR1DA	ATA<7:0>			
BF80 5200	I2C2CON	31:16	1	1	1	_	1	I	-	1	I	_	1	1	1	1	1	1
DI 00_3200	1202001	15:0	ON	FRZ	SIDL	SCLREL	STRICT	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
BF80_5210	I2C2STAT	31:16	1	-	-	_	-		-	-	-	_	_	1	-	_	_	_
BF60_3210	120231A1	15:0	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF
BF80 5220	I2C2ADD	31:16	-	_	1	_	_	l	_	-	-	_	_	-	_	-	_	_
DI 00_3220	IZCZADD	15:0	1	-	-	_	-						ADD-	<9:0>				
BF80 5230	I2C2MSK	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF60_3230	IZUZIVISK	15:0	_	_	_	_	_	_					MSK-	<9:0>				
BF80_5240	I2C2BRG	31:16	-	_	_	_	_	_	_	_	_	_	_	-	_	_	_	_
	IZCZBRG	15:0	_	_	_	_						I2C2BR	G<11:0>					
BF80 5250	I2C2TRN	31:16		_	-	_	_		_	-	_	_	_		_	_	_	_
DI 00_5250	IZOZIKIN	15:0	-	_	_	_	_	_	_	_			•	I2CT1DA	TA<7:0>		•	•
BF80_5260	I2C2RCV	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
DF00_5200	IZUZRUV	15:0	_	_	-	_	_		_	-				I2CR1DA	ATA<7:0>			

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table except I2CxRCV have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

#### TABLE 4-7: UART1-2 REGISTERS MAP

SFR Virtual Addr	SFR Name		Bits 31/15	Bits 30/14	Bits 29/13	Bits 28/12	Bits 27/11	Bits 26/10	Bits 25/9	Bits 24/8	Bits 23/7	Bits 22/6	Bits 21/5	Bits 20/4	Bits 19/3	Bits 18/2	Bits 17/1	Bits 16/0
BF80_6000	LI1MODE(1)	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF60_0000	OTWODE	15:0	ON	FRZ	SIDL	IREN	RTSMD	_	UEN-	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL
BF80 6010	U1STA <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	ADM_EN				ADDF	R<7:0>			
BF60_0010	UISIA	15:0	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISI	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA
BF80 6020	HATVDEC	31:16		_	_		_	-	_	_	_	_	_	_	_	_	_	_
BF60_0020	UTTAKEG	15:0	-	_	_	-	_	_	_	TX8				Transmit	Register			
BF80 6030	HINDYDEC	31:16		1	_		1	-		_	1	_	_	1	_	_	_	_
DI 00_0030	UTIVALLE	15:0		_	_		_	-	_	RX8				Receive	Register			
BF80 6040	U1BRG <sup>(1)</sup>	31:16	-	_	_	-	_	_	_	_	_	_	_	_	_	_	_	_
DI 00_0040	ייטומוט	15:0	•	•		•				BRG<	:15:0>			•				
BF80_6200	LI2MODE(1)	31:16	_	_	_	_	_	_		_	_	_	_	_	_	_	_	_
DI 00_0200	OZIVIODE . 7	15:0	ON	FRZ	SIDL	IREN	RTSMD	_	UEN:	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEI	L<1:0>	STSEL

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET, and INV Registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

**TABLE 4-7:** 

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		J,		. O. O . E.		(55.11	,											
SFR Virtual Addr	SFR Name		Bits 31/15	Bits 30/14	Bits 29/13	Bits 28/12	Bits 27/11	Bits 26/10	Bits 25/9	Bits 24/8	Bits 23/7	Bits 22/6	Bits 21/5	Bits 20/4	Bits 19/3	Bits 18/2	Bits 17/1	Bits 16/0
BF80_6210	U2STA <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	ADM_EN				ADDF	R<7:0>			
BF60_0210	0231A	15:0	UTXISE	EL<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA
BF80 6220	HOTYPEC	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
DI 00_0220	OZIANLO	15:0	_	_	_	_	_	_	_	TX8				Transmit	Register			
BF80 6230	HODYDEC	31:16	_	_	_	_	_	_	_	_	-	_	_	_	_	_	_	_
DI 00_0230	OZIVANLO	15:0	_	_	_	_	_	_	_	RX8				Receive	Register			
BF80_6240	U2BRG <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
DI 00_0240	OZDING. /	15:0								BRG<	:15:0>							

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**UART1-2 REGISTERS MAP (CONTINUED)** 

This register has corresponding CLR, SET, and INV Registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

#### SPI1-2 REGISTERS MAP<sup>(1,2)</sup> **TABLE 4-8:**

				01510														
SFR Virtual Addr	SFR Name		Bits 31/15	Bits 30/14	Bits 29/13	Bits 28/12	Bits 27/11	Bits 26/10	Bits 25/9	Bits 24/8	Bits 23/7	Bits 22/6	Bits 21/5	Bits 20/4	Bits 19/3	Bits 18/2	Bits 17/1	Bits 16/0
BF80 5800	CDI1CON	31:16	FRMEN	FRMSYNC	FRMPOL		_	_		_		_		_	_	_	SPIFE	_
DF0U_3000	SPITCON	15:0	ON	FRZ	SIDL	DISSDO	MODE32	MODE16	SMP	CKE	SSEN	CKP	MSTEN	_	_	_	_	_
BF80_5810	CDIACTAT	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
DF00_3010	SPIISTAI	15:0	_	_	_	_	SPIBUSY	_	_	_	_	SPIROV	_	_	SPITBE	_	_	SPIRBF
BF80 5820	SPI1BUF	31:16								DATA<	·31·0>							
DI 00_3020	31 11001	15:0								DAIA	31.02							
BF80 5830	SDI1BDG	31:16	_	_	_	1	_	_	1	_	1	_	I	-	_	_	_	_
ы 00_3030	SITIBING	15:0	_	_	1	1		_	1					BRG<8:0>				
BF80 5A00	SDISCON	31:16	FRMEN	FRMSYNC	FRMPOL	I		_	I	_	1	_	I	1	_	_	SPIFE	_
DI 00_3A00	31 120011	15:0	ON	FRZ	SIDL	DISSDO	MODE32	MODE16	SMP	CKE	SSEN	CKP	MSTEN	1	-		_	_
BF80 5A10	SDISSTAT	31:16	_	_	1	1	_	_	1	_	1	_	I	-	_	_	_	_
DI 00_3A10	31 123 IA1	15:0	_	-	1	I	SPIBUSY	_	I	_	1	SPIROV	I	1	SPITBE	_	_	SPIRBF
BF80 5A20	SPI2BUF	31:16								DATA<	-31-05							
BF60_5A20	SFIZBUF	15:0								DAIA	31.02							
BF80_5A30	SDISDDC	31:16	_	_	-	1	-	_	-	_	-	_	-	_	-	_	_	_
PI-00_2M30	SCIZENG	15:0	_	_	_	_	_	_	_					BRG<8:0>				

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table except SPIxBUF have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. Note 1: ters" for more information.

PIC32MX3XX/4XX

SPI2 Module is not present on PIC32MX420FXXXX/440FXXXX devices.

TABLE 4-9: ADC REGISTERS MAP

SFR Virtual Addr	SFR Name		Bits 31/15	Bits 30/14	Bits 29/13	Bits 28/12	Bits 27/11	Bits 26/10	Bits 25/9	Bits 24/8	Bits 23/7	Bits 22/6	Bits 21/5	Bits 20/4	Bits 19/3	Bits 18/2	Bits 17/1	Bits 16/0				
BESU GUUU	AD1CON1 <sup>(1)</sup>	31:16	_	_	_	_	_	_		_	1	_	_	_	_	1	_	_				
DI 00_3000	ADTOON	15:0	ON	FRZ	SIDL	_	_		FORM<2:0>	•		SSRC<2:0>		CLRASAM	_	ASAM	SAMP	DONE				
BE80 9010	AD1CON2 <sup>(1)</sup>	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_				
2. 00_00.0		15:0	VCFG2	VCFG1	VCFG0	OFFCAL	_	CSCNA	_	_	BUFS	_		SMPI	<3:0>		BUFM	ALTS				
BF80 9020	AD1CON3 <sup>(1)</sup>	31:16		_	_	_	_	_	_	_	1	_	_	_	_	_	_	_				
		15:0	ADRC		_			SAMC<4:0>				1		ADCS	<7:0>							
BF80 9040	AD1CHS <sup>(1)</sup>	31:16	CH0NB		_	_		CH0SE	3<3:0>	1	CH0NA	_		_		CH0S/	A<3:0>					
		15:0	_		_	_		_	_	_		_		_	_		_	_				
BF80_9060	AD1PCFG <sup>(1)</sup>	31:16										_						_				
_		15:0	PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0				
BF80_9050	AD1CSSL <sup>(1)</sup>	31:16	-		-	_		-		-		-	-	-	_	_	-	-				
		15:0	CSSL15	CSSL14	CSSL13	CSSL12	CSSL11	CSSL10	CSSL9	CSSL8	CSSL7	CSSL6	CSSL5	CSSL4	CSSL3	CSSL2	CSSL1	CSSL0				
BF80_9070	ADC1BUF0	31:16							ADC Re	sult Word 0	(ADC1BUF	)<31:0>)										
		15:0 31:16																				
BF80_9080	ADC1BUF1	15:0							ADC Re	sult Word 1	(ADC1BUF1	1<31:0>)										
		31:16																				
BF80_9090	ADC1BUF2	15:0							ADC Re	sult Word 2	(ADC1BUF2	2<31:0>)										
		31:16																				
BF80_90A0	ADC1BUF3	15:0							ADC Re	sult Word 3	(ADC1BUF3	3<31:0>)										
		31:16																$\overline{}$				
BF80_90B0	ADC1BUF4	15:0							ADC Re	sult Word 4	(ADC1BUF4	1<31:0>)										
		31:16																				
BF80_90C0	ADC1BUF5	15:0							ADC Re	sult Word 5	(ADC1BUF5	5<31:0>)										
		31:16																				
BF80_90D0	ADC1BUF6	15:0							ADC Re	sult Word 6	(ADC1BUF6	3<31:0>)										
DE00 00E0	4004045	31:16							4000		/ADO4DUE											
BF80_90E0	ADC1BUF7	15:0							ADC Re	esult Word 7	(ADC1BUF	/<31:0>)										
DE00 00E0	A D O 4 D U E O	31:16							4D0 D		/A DO4DUE	2 -04 -0- )										
BF80_90F0	ADC1BUF8	15:0							ADC RE	esult Word 8	(ADC1BUF8	3<31:0>)										
DE00 0400	ADC4DUE0	31:16							ADC D		(ADC4DUE)	2424.05.)										
BF80_9100	ADC1BUF9	15:0							ADC RE	esult Word 9	(ADC IBUFS	3<31:0>)										
DE90 0110	ADC1BUFA	31:16							ADC Do	sult Word A	(ADC1DHE	\_21:0\\										
PL00_9110	ADC IBUFA	15:0							ADC RE	Suit Word A		1.0/)										
BF80_9120	ADC1BUFB	31:16 15:0							ADC Re	sult Word B	(ADC1BUFE	3<31:0>)										
Legend:	v = unknov		e on Reset -	_ = unimple	mented rea	d as 'O' Res	et values an	e shown in h	evadecimal													

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET, and INV Registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

Š
O
_
_
4
ω
П
$\boldsymbol{\sigma}$
а
9
Ф
4
$\overline{}$

<b>TABLE 4-9</b> :	<b>ADC REGISTERS MAP</b>	(CONTINUED)

SFR Virtual Addr	SFR Name		Bits 31/15	Bits 30/14	Bits 29/13	Bits 28/12	Bits 27/11	Bits 26/10	Bits 25/9	Bits 24/8	Bits 23/7	Bits 22/6	Bits 21/5	Bits 20/4	Bits 19/3	Bits 18/2	Bits 17/1	Bits 16/0
BF80_9130	ADC1BUFC	31:16 15:0							ADC Re	sult Word C	(ADC1BUFC	C<31:0>)						
BF80_9140	ADC1BUFD	31:16 15:0							ADC Re	sult Word D	(ADC1BUFE	0<31:0>)						
BF80_9150	ADC1BUFE	31:16 15:0							ADC Re	sult Word E	(ADC1BUFE	E<31:0>)						
BF80_9160	ADC1BUFF	31:16 15:0							ADC Re	sult Word F	(ADC1BUFF	<31:0>)						

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

Note 1: This register has corresponding CLR, SET, and INV Registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

#### DMA GLOBAL REGISTERS MAP FOR PIC32MX340FXXXX/360FXXXX/440FXXXX/460XXXX DEVICES ONLY **TABLE 4-10:**

SFR Name		Bits 31/15	Bits 30/14	Bits 29/13	Bits 28/12	Bits 27/11	Bits 26/10	Bits 25/9	Bits 24/8	Bits 23/7	Bits 22/6	Bits 21/5	Bits 20/4	Bits 19/3	Bits 18/2	Bits 17/1	Bits 16/0
DMACON(1)	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
DIVIACOIN	15:0	ON	FRZ	SIDL	SUSPEND	_	_	_	_	_	_	_	_	_	_	_	_
DMACTAT	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
DIVIASTAT	15:0	_	_	_	_	_	_	_	_	_	_	_	_	RDWR	_	DMACI	H<1:0>
BF88_3020 DMAADDR	31:16 15:0								DMAADE	)R<31·0>							
	Name  DMACON <sup>(1)</sup> DMASTAT  DMAADDR	MACON <sup>(1)</sup> 31:16 15:0  DMASTAT  DMAADDR  31:16 31:16	MACON <sup>(1)</sup> 31:16 — 15:0 ON DMASTAT 15:0 — 31:16 — 31:16	Name         31/15         30/14           DMACON <sup>(1)</sup> 31:16         —         —           15:0         ON         FRZ           DMASTAT         31:16         —         —           31:16         —         —         —           31:16         —         —         —	Name         31/15         30/14         29/13           DMACON <sup>(1)</sup> 31:16         —         —         —           DMASTAT         31:16         —         —         —           31:16         —         —         —         —           31:16         —         —         —         —           31:16         —         —         —         —	Name         31/15         30/14         29/13         28/12           DMACON <sup>(1)</sup> 31:16         —         —         —           15:0         ON         FRZ         SIDL         SUSPEND           DMASTAT         31:16         —         —         —         —           31:16         31:16         —         —         —         —	Name         31/15         30/14         29/13         28/12         27/11           DMACON <sup>(1)</sup> 31:16         —         —         —         —         —           DMASTAT         31:16         —         —         —         —         —         —           31:16         —         —         —         —         —         —         —           31:16         —         —         —         —         —         —         —           31:16         —         —         —         —         —         —         —	Name         31/15         30/14         29/13         28/12         27/11         26/10           DMACON <sup>(1)</sup> 31:16         —         —         —         —         —         —           DMASTAT         31:16         —         —         —         —         —         —           31:16         -         —         —         —         —         —         —           31:16         -         —         —         —         —         —         —	Name         31/15         30/14         29/13         28/12         27/11         26/10         25/9           DMACON <sup>(1)</sup> 31:16         —         —         —         —         —         —         —           DMASTAT         31:16         —         —         —         —         —         —         —           31:16         —         —         —         —         —         —         —           31:16         —         —         —         —         —         —         —           31:16         —         —         —         —         —         —         —	Name         31/15         30/14         29/13         28/12         27/11         26/10         25/9         24/8           DMACON <sup>(1)</sup> 31:16         —	Name         31/15         30/14         29/13         28/12         27/11         26/10         25/9         24/8         23/7           DMACON <sup>(1)</sup> 31:16         —         <	Name 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6  DMACON <sup>(1)</sup> 31:16 — — — — — — — — — — — — — — — — — — —	Name 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5  DMACON <sup>(1)</sup> 31:16 — — — — — — — — — — — — — — — — — — —	Name 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4  DMACON <sup>(1)</sup> 31:16 — — — — — — — — — — — — — — — — — — —	Name 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3  DMACON <sup>(1)</sup> 31:16 — — — — — — — — — — — — — — — — — — —	Name 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2  DMACON <sup>(1)</sup> 31:16 — — — — — — — — — — — — — — — — — — —	Name 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1  DMACON(1) 31:16 — — — — — — — — — — — — — — — — — — —

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

This register has corresponding CLR, SET, and INV Registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

#### DMA CRC REGISTERS MAP FOR PIC32MX340FXXXX/360FXXXX/440FXXXX/460XXXX DEVICES ONLY(1) **TABLE 4-11:**

					_	_	_				-							
SFR Virtual Addr	SFR Name		Bits 31/15	Bits 30/14	Bits 29/13	Bits 28/12	Bits 27/11	Bits 26/10	Bits 25/9	Bits 24/8	Bits 23/7	Bits 22/6	Bits 21/5	Bits 20/4	Bits 19/3	Bits 18/2	Bits 17/1	Bits 16/0
BF88 3030	DCBCCON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_		_	_
DI 00_3030	DCRCCON	15:0	1	_	_			PLEN	<3:0>		CRCEN	CRCAPP	1	1	1	I	CRCCI	H<1:0>
BF88 3040	DCDCDATA	31:16	1	_	_			1		_	_	_		1	-	1	1	_
DI 00_3040	DONODAIA	15:0								DCRCDA	TA<15:0>							
BF88 3050	DCBCVOB	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF66_3030	DCRCXOR	15:0								DCRCXC	)R<15:0>							

PIC32MX3XX/4XX

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more infor-Note 1:

TABLE 4-12: DMA CHANNELS 0-3 REGISTERS MAP FOR PIC32MX340FXXXX/360FXXXX/440FXXXX/460XXXX DEVICES ONLY<sup>(1)</sup>

SFR Virtual Addr	SFR Name		Bits 31/15	Bits 30/14	Bits 29/13	Bits 28/12	Bits 27/11	Bits 26/10	Bits 25/9	Bits 24/8	Bits 23/7	Bits 22/6	Bits 21/5	Bits 20/4	Bits 19/3	Bits 18/2	Bits 17/1	Bits 16/0
BF88_3060	DCH0CON	31:16	_	_	_	_	_	-	_	_	_	_		_	_	_		_
Di 00_0000		15:0	_	_	_	_	_	_	_	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	_	CHEDET	CHPR	!<1:0>
BF88_3070	DCH0ECON	31:16	_	_	_	_	_	_	_	_					Q<7:0>			
2. 00_00.0	5011020011	15:0				CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	_	_	_
BF88 3080	DCH0INT	31:16	_	_	_	_	_	_	_	_	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE
2. 00_000	20.10	15:0	_	_	_	_	_	_	_	_	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF
BF88_3090	DCH0SSA	31:16 15:0								CHSSA	A<31:0>							
BF88_30A0		31:16 15:0								CHDSA	A<31:0>							
BF88 30B0	DCH0SSIZ	31:16	_	_	_	_	_	-	_	_	_	_	-	_	_	_	_	_
DI 00_00D0	DOI 100012	15:0	_	_	_	_	_	1	_	_				CHSSI	Z<7:0>			
BF88 30C0	DCHODSIZ	31:16	_	_	_	_	_	-	_	_	_	_	-	_	_	_	-	_
Di 00_0000	DOITODOIZ	15:0	_	_	_	_	_	_	_	_				CHDSI	IZ<7:0>			
BF88_30D0	DCH0SPTR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	
DI 00_00D0		15:0	_	_	_	_	_	_	_	_				CHST	R<7:0>			
BF88_30E0	DCH0DPTR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
5. 66_6626	2011021 111	15:0	_	_	_	_	_	-	_	_				CHDPT	R<7:0>			
BF88 30F0	DCH0CSIZ	31:16	_	_	_	_	_	I	_	_	_	_	_	_	_	_		_
		15:0	_	_	_	_	_	1	_	_				CHCSI	Z<7:0>			
BF88_3100	DCH0CPTR	31:16			_	_	_		_	_	_	_		_	_	_		_
		15:0	_	_	_	_	_	_	_	_				CHCPT	TR<7:0>	1		1
BF88 3110	DCH0DAT	31:16	_	_	_	_	_		_	_	_	_		_	_	_	_	_
		15:0	_	_	_	_	_	_	_	_				CHPDA				1
BF88_3120	DCH1CON	31:16	_	_	_	_	_		_	_	_	_	_	_	_	_	_	_
		15:0	_		_	_	_	_		CHCHNS	CHEN	CHAED	CHCHN	CHAEN	_	CHEDET	CHPR	!!<1:0>
BF88_3130	DCH1ECON	31:16	_	_	_	_	_	_	_	_		1			Q<7:0>			
_		15:0			1	CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	_	_	_
BF88_3140	DCH1INT	31:16	_	_	_	_	_			_	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE
		15:0	_	_	_	_	_	_	_	_	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF
BF88_3150		31:16 15:0								CHSSA	\<31:0>							
BF88_3160	DCH1DSA	31:16 15:0					et values are			CHDSA	A<31:0>							

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers except DCHxSPTR, DCHxDPTR, and DCHxCPTR have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-12: DMA CHANNELS 0-3 REGISTERS MAP (CONTINUED)FOR PIC32MX340FXXXX/360FXXXX/440FXXXX/460XXXX DEVICES ONLY<sup>(1)</sup> (CONTINUED)

SFR Virtual Addr	SFR Name		Bits 31/15	Bits 30/14	Bits 29/13	Bits 28/12	Bits 27/11	Bits 26/10	Bits 25/9	Bits 24/8	Bits 23/7	Bits 22/6	Bits 21/5	Bits 20/4	Bits 19/3	Bits 18/2	Bits 17/1	Bits 16/0
BF88 3170	DCH1SSIZ	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
D. 00_0110	5060.2	15:0	_	_	_	_	_	_	_	_				CHSSI	Z<7:0>			
BF88_3180	DCH1DSIZ	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
D. 00_0.00		15:0	_	_	_	_	_	_	_	_				CHDSI	Z<7:0>			
RE88 3190	DCH1SPTR	31:16	_	_	_	_	_	_	_	_	_	-	_	_	_	_	_	_
DI 00_0100	DOITIOI IIX	15:0	_	_	_	_	_	_	_	_				CHSPT	R<7:0>			
RE88 31A0	DCH1DPTR	31:16	-	_	_	-	_	_	_	_	_	1	-	_	_	_	_	_
DI 00_31A0	DCITIDI TIX	15:0	1	_	_	1	_	_	_	_				CHDPT	R<7:0>			
RE88 31R0	DCH1CSIZ	31:16	1	_	_	1	_	_	_	_	_	1	1	_	_	_	_	_
DI 00_31D0	DOTTIONE	15:0	_	_	_	_	_	_	_	_				CHCSI	Z<7:0>			
DE00 31C0	DCH1CPTR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF00_31C0	DCHICFIK	15:0	_	_	_	_	_	_	_	_				CHCPT	R<7:0>			
BF88_31D0	DCH1DAT	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
DF00_31D0	DCHIDAI	15:0	_	_	_	_	_	_	_	_				CHPDA	\T<7:0>			
BF88_31E0	DCH3CON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF00_31E0	DCH2CON	15:0	_	_	_	_	_	_	_	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	_	CHEDET	CHPR	I<1:0>
DE00 24E0	DCH2ECON	31:16	_	_	_	_	_	_	_	_				CHAIR	Q<7:0>			
BF00_31F0	DCHZECON	15:0				CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	_	_	_
BF88_3200	DCH2INT	31:16	_	_	_	_	_	_	_	_	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE
DF00_3200	DCHZINI	15:0	_	_	_	_	_	_	_	_	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF
BF88 3210	DCH2SSA	31:16								CHSSA	\<31·0>							
		15:0																
BF88_3220	DCH2DSA	31:16 15:0								CHDSA	\<31:0>							
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF88_3230	DCH2SSIZ	15:0	_	_	_	_	_	_	_	_				CHSSI	Z<7:0>			
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF88_3240	DCH2DSIZ	15:0	_	_	_	_	_	_	_	_				CHDSI	Z<7:0>			
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF88_3250	DCH2SPTR	15:0	_	_	_	_	_	_	_	_				CHSPT	R<7:0>			
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF88_3260	DCH2DPTR	15:0	_	_	_	_	_	_	_	_				CHDPT				
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF88_3270	DCH2CSIZ	15:0	_	_	_	_	_	_	_	_				CHCSI	Z<7:0>			
L																		

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

1: All registers except DCHxSPTR, DCHxDPTR, and DCHxCPTR have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

PIC32MX3XX/4XX

TABLE 4-12: DMA CHANNELS 0-3 REGISTERS MAP (CONTINUED)FOR PIC32MX340FXXXX/360FXXXX/440FXXXX/460XXXX DEVICES ONLY<sup>(1)</sup> (CONTINUED)

SFR Virtual Addr	SFR Name		Bits 31/15	Bits 30/14	Bits 29/13	Bits 28/12	Bits 27/11	Bits 26/10	Bits 25/9	Bits 24/8	Bits 23/7	Bits 22/6	Bits 21/5	Bits 20/4	Bits 19/3	Bits 18/2	Bits 17/1	Bits 16/0
BF88_3280	DCH2CPTR	31:16	_	_	_	_	_	_	_	_	_	·—	_	_	_	_	_	_
DI 00_0200	DOMEON TIX	15:0	_	_	_	_	_	_	_	_				CHCPT	R<7:0>			
BF88 3290	DCH2DAT	31:16		_		_	_	_	_	_	_	_	_	_	_	_	_	_
	_	15:0		_	_	_	_	_	_	_		1	I	CHPDA	T<7:0>	I	I	
BF88 32A0	DCH3CON	31:16		_	_	_	_		_	_	_	_	_	_		_	_	_
		15:0		_		_	_	_	_	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	_	CHEDET	CHPR	RI<1:0>
BF88 32B0	DCH3ECON	31:16	_	_	_	_	_	_	_	_		1	1	CHAIR		1	1	
		15:0				CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	_	_	_
BF88 32C0	DCH3INT	31:16		_		_	_	_	_	_	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE
		15:0	_	_		_	_	_	_	_	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF
BF88_32D0	DCH3SSA	31:16 15:0		CHSSA<31:0>														
BF88_32E0	DCH3DSA	31:16 15:0	CHDSA<31:0>															
BF88_32F0	DCH38SI7	31:16	_	_	-	_	_	_	_	_	_	_	_	_	_	_	_	_
DI 00_021 0	DOI 100012	15:0	_	_	-	_	_	_	_	_				CHSSI	Z<7:0>			
BF88_3300	DCH3DSIZ	31:16	_	_		_	_	_	_	_	_	_	_	_	_	_	_	_
2. 00_0000	20:102012	15:0	_	_	-	_	_	_	_	_				CHDSI	Z<7:0>			
BF88 3310	DCH3SPTR	31:16		_		_	_	_	_	_	_	_	_	_	_	_	_	_
2. 00_00.0		15:0	_	_	I	_	_	_	_	_				CHSTI	R<7:0>			
BF88 3320	DCH3DPTR	31:16		_					_		_	_	_	_	_	_	_	_
		15:0		_	_	_	_	_	_	_		1	I	CHDPT	R<7:0>	I	I	
BF88 3330	DCH3CSIZ	31:16		_		_	_	_	_	_	_	_	_	_	_	_	_	_
		15:0		_	_	_	_	_	_	_		1	1	CHCSI		1	1	
BF88_3340	DCH3CPTR	31:16		_	_					_	_	_	_	_	_	_	_	_
		15:0		_	_					_				CHCPT	R<7:0>		1	
BF88_3350	DCH3DAT	31:16		_	_	_	_	_	_	_	_	_	_	_	_	·—	_	_
		15:0		_	_	_	_			_				CHPDA	T<7:0>			

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers except DCHxSPTR, DCHxDPTR, and DCHxCPTR have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

### TABLE 4-13: COMPARATOR REGISTERS MAP<sup>(1)</sup>

SFR Virtual Addr	SFR Name		Bits 31/15	Bits 30/14	Bits 29/13	Bits 28/12	Bits 27/11	Bits 26/10	Bits 25/9	Bits 24/8	Bits 23/7	Bits 22/6	Bits 21/5	Bits 20/4	Bits 19/3	Bits 18/2	Bits 17/1	Bits 16/0
BF80 A000	CM1CON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
DF0U_AUUU	CIVITCON	15:0	ON	COE	CPOL	_	_	_	_	COUT	EVPO	L<1:0>	_	CREF	_	_	CCH	<1:0>
DE00 A010	CM2CON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF80_A010	CIVIZCON	15:0	ON	COE	CPOL	_	_	_	_	COUT	EVPO	L<1:0>	_	CREF	_	_	CCH	<1:0>
DE00 4060	CMSTAT	31:16	_	-	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF80_A060	CIVISTAT	15:0	_	FRZ	SIDL	_	_	_	_	_	_	_	_	_	_	_	C2OUT	C1OUT

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

## TABLE 4-14: COMPARATOR VOLTAGE REFERENCE REGISTERS MAP<sup>(1)</sup>

SFR Virtual Addr	SFR Name		Bits 31/15	Bits 30/14	Bits 29/13	Bits 28/12	Bits 27/11	Bits 26/10	Bits 25/9	Bits 24/8	Bits 23/7	Bits 22/6	Bits 21/5	Bits 20/4	Bits 19/3	Bits 18/2	Bits 17/1	Bits 16/0
BF80 9800	CVRCON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF60_9600	CVRCON	15:0	ON	-	_	-	_	_	_	_	_	CVROE	CVRR	CVRSS		CVR-	<3:0>	

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

#### TABLE 4-15: FLASH CONTROLLER REGISTERS MAP

SFR Virtual Addr	SFR Name		Bits 31/15	Bits 30/14	Bits 29/13	Bits 28/12	Bits 27/11	Bits 26/10	Bits 25/9	Bits 24/8	Bits 23/7	Bits 22/6	Bits 21/5	Bits 20/4	Bits 19/3	Bits 18/2	Bits 17/1	Bits 16/0
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF80_F400	NVMCON <sup>(1)</sup>	15:0	NVMWR	NVM WREN	NVMERR	LVDERR	LVDSTAT	-	_	_	_	_	_	_		NVMO	P<3:0>	
BF80_F410	NVMKEY	31:16 15:0		NVMKEY<31:0>														
BF80_F420	NVMADDR <sup>(1)</sup>	31:16 15:0		NVMADDR<31:0>														
BF80_F430	NVMDATA	31:16 15:0								NVMDAT	A<31:0>							
BF80_F440	NVMSRC ADDR	31:16 15:0								NVMSRCA	DDR<31:0>							

PIC32MX3XX/4XX

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET, and INV Registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

### TABLE 4-16: SYSTEM CONTROL REGISTERS MAP(1)

SFR Virtual Addr	SFR Name		Bits 31/15	Bits 30/14	Bits 29/13	Bits 28/12	Bits 27/11	Bits 26/10	Bits 25/9	Bits 24/8	Bits 23/7	Bits 22/6	Bits 21/5	Bits 20/4	Bits 19/3	Bits 18/2	Bits 17/1	Bits 16/0
BF80 F000	OSCCON	31:16	_	_	Р	LLODIV<2:0	>		RCDIV<2:0>	•	_	SOSCRDY	_	PBDIV	/<1:0>	Р	LLMULT<2:0	)>
BF0U_F000	USCCON	15:0	_		COSC<2:0>		_		NOSC<2:0>		CLKLOCK	ULOCK	LOCK	SLPEN	CF	UFRCEN	SOSCEN	OSWEN
BF80 F010	OSCTUN	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF00_F010	OSCIUN	15:0	_	_	_	_	_	_	_	_	_	_			TUN	<5:0>	•	
BF80 0000	WDTCON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF60_0000	WDICON	15:0	ON	_	_	_	_	_	_	_	_		S	WDTPS<4:0	)>		_	WDTCLR
BF80 F600	RCON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF60_F600	RCON	15:0	_	_	_	_	_	_	CM	VREGS	EXTR	SWR	_	WDTO	SLEEP	IDLE	BOR	POR
BF80 F610	RSWRST	31:16	-	_	_	_	-	_	_	_	_	_	_	_	_	_	_	_
Broo_roio	NOVINO1	15:0	_	_		_	_	_	_	_	_	_	_	_	_	_	_	SWRST

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

### TABLE 4-17: PORT A-G REGISTERS MAP(11)

IADEL -						-												
SFR Virtual Addr	SFR Name		Bits 31/15	Bits 30/14	Bits 29/13	Bits 28/12	Bits 27/11	Bits 26/10	Bits 25/9	Bits 24/8	Bits 23/7	Bits 22/6	Bits 21/5	Bits 20/4	Bits 19/3	Bits 18/2	Bits 17/1	Bits 16/0
BF88_6000	TDICA(1,2,3)	31:16	_	_	_	_		_	_	_	_	_	_	_	_	_	_	_
DI 00_0000	INIOA	15:0	TRISA15	TRISA14	1	1	-	TRISA10	TRISA9	1				TRISA	\<7:0>			
BF88_6010	DODTA (1.2.3)	31:16	_	_	-	_	_	_	_	_	_	_	-	_	_	_	_	_
DF00_0010	PURIA	15:0	RA15	RA14	_	_	_	RA10	RA9	_				RA<	7:0>			
BF88_6020	ι <sub>Λ</sub> Τ <sub>Λ</sub> (1,2,3)	31:16	_	_	-	_	_	_	_	_	_	_	-	_	_	_	_	_
BF66_0020	LAIA	15:0	LATA15	LATA14	-	_	_	LATA10	LATA9	_				LATA	<7:0>			
BF88_6030	ODC 4 (1,2,3)	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF66_0030	ODCA	15:0	ODCA15	ODCA14	-	_	_	ODCA10	ODCA9	_				ODCA	\<7:0>			
BF88_6040	TDICD(4,5)	31:16	-	_	-	-	_	_	_	-	_	_	1	_	_	_	_	_
DF00_0040	INIOD	15:0								TRISB	<15:0>							
BF88_6050	DODTR(4,5)	31:16	-	_	-	-		_	_	-	_	_	_	-	_	_	_	_
DI 00_0000	I OKIB.	15:0					•	•		RB<1	15:0>							

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: TRISA, PORTA, LATA and ODCA registers are not implemented on 64-pin devices, and read as '0'.

- 2: JTAG program/debug port is multiplexed with port pins RA0, RA1, RA4 and RA5 on 100-pin devices. At power-on-reset, these pins are controlled by the JTAG port. To use these pins for general purpose I/O, the user's application code must clear JTAGEN (DDPCON<3>) bit = 0. To use these pins for JTAG program/debug, the user's application code must maintain JTAGEN bit = 1.
- 3: On specific 100-pin devices, the instruction TRACE port is multiplexed with PORTA pins RA6, RA7; PORTG pins RG12, RG13 and RG14. At Power-on Reset, these pins are general purpose I/O pins. To maintain these pins as general purpose I/O pins, the user's application code must maintain TROEN (DDPCON<2>) bit = 0. To use these pins as instruction TRACE pins, TROEN must be set = 1.
- 4: JTAG program/debug port is multiplexed with port pins RB10, RB11, RB12 and RB13 on 64-pin devices. At power-on-reset, these pins are controlled by the JTAG port. To use these pins for general purpose I/O, the user's application code must clear JTAGEN (DDPCON<3>) bit = 0. To use these pins for JTAG program/debug, the user's application code must maintain JTAGEN bit = 1.
- 5: Port Pin RB3 is not available as a general purpose I/O pin when the USB module is enabled.
- 6: Not implemented on 64-pin devices. Read as '0'.
- 7: Not implemented on 64-pin USB devices. Read as '0'.
- Not implemented on 100-pin USB devices. Read as '0'.
- 9: Not available as a general purpose I/O pin when USB module is enabled.
- 10: Not available as a general purpose I/O pin when USB module is enabled. Input only when the USB module is disabled.
- 11: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

<b>TABLE 4-17:</b>	PORT A-G REGISTERS MAP <sup>(11)</sup> (CONTINU	JED)
--------------------	---	------

SFR Virtual Addr	SFR Name		Bits 31/15	Bits 30/14	Bits 29/13	Bits 28/12	Bits 27/11	Bits 26/10	Bits 25/9	Bits 24/8	Bits 23/7	Bits 22/6	Bits 21/5	Bits 20/4	Bits 19/3	Bits 18/2	Bits 17/1	Bits 16/0
BF88 6060	LATB <sup>(4,5)</sup>	31:16	_	_	_	_	_	_		_	_	_	_	_	1	_	_	_
BI 00_0000	2	15:0								LATB<	15:0>							
BF88_6070	ODCB <sup>(4,5)</sup>	31:16 15:0	_	_	_	_	_	_	_	ODCB	— (1E:0>	_	_	_	_	_	_	_
		31:16	_							ODCB	15:0>		_					
BF88_6080	TRISC	15:0	TRISC15	TRISC14	TRISC13	TRISC12		_		_		_	_	TRISC4 <sup>(6)</sup>	TRISC3 <sup>(6)</sup>	TRISC2 <sup>(6)</sup>	TRISC1 <sup>(6)</sup>	_
		31:16						_	_	_	<del>-</del>	_		TRISC4197				
BF88_6090	PORTC	15:0	— RC15	— RC14	RC13	— RC12		_	_	_		_	_	RC4 <sup>(6)</sup>	RC3 <sup>(6)</sup>	RC2 <sup>(6)</sup>	- RC1 <sup>(6)</sup>	_
		31:16		- KC14	KCIS	NO 12		_	_	_		_	_	RC417	KC3.7	RUZ.		
BF88_60A0	LATC	15:0	LATC15	LATC14	LATC13	LATC12		_	_	_		_	_	LATC4 <sup>(6)</sup>	LATC3 <sup>(6)</sup>		LATC1 <sup>(6)</sup>	_
		31:16	_	_	_	_		_	_	_		_	_	_	_	_	_	_
BF88_60B0	ODCC	15:0	ODCC15	ODCC14	ODCC13	ODCC12	_	_	_	_		_	_	ODCC4 <sup>(6)</sup>	ODCC3 <sup>(6)</sup>	ODCC2 <sup>(6)</sup>	ODCC1 <sup>(6)</sup>	_
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF88_60C0	TRISD	15:0	TRISD15 <sup>(6)</sup>	TRISD14 <sup>(6)</sup>	TRISD13 <sup>(6)</sup>	TRISD12 <sup>(6)</sup>		TRISD	<11:8>					TRISE	>7:0>			
DE00 CODO	PORTD	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF88_60D0	PORTD	15:0	RD15 <sup>(6)</sup>	RD14 <sup>(6)</sup>	RD13 <sup>(6)</sup>	RD12 <sup>(6)</sup>		RD<	11:8>			•	•	RD<	7:0>	•		
BF88 60E0	LATD	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF66_00E0	LKID	15:0	LAT15 <sup>(6)</sup>	LAT14 <sup>(6)</sup>	LAT13 <sup>(6)</sup>	LAT12 <sup>(6)</sup>		LATD•	<11:8>					LATD	<7:0>			
BF88 60F0	ODCD	31:16	_	_	_	_	_	_	1	_	_	_	_	_	1	_	_	_
DI 00_00I 0	ODOD	15:0	ODCD15 <sup>(6)</sup>	ODCD14 <sup>(6)</sup>	ODCD13 <sup>(6)</sup>	ODCD12 <sup>(6)</sup>		ODCD	<11:8>					ODCE	>7:0>			
BF88 6100	TRISE	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
2. 00_0.00		15:0	_	_	_	_	_	_	TRISE9 <sup>(6)</sup>	TRISE8 <sup>(6)</sup>				TRISE	<7:0>			
BF88 6110	PORTE	31:16		_	_	_		_	_	_	_	_	_	_	_	_	_	_
		15:0		_	_	_		_	RE9 <sup>(6)</sup>	RE8 <sup>(6)</sup>			1	RE<	7:0>			
BF88_6120	LATE	31:16		_	_	_		_		- (6)	_	1		_	_	_	_	_
ogond:	v = unknow	15:0		_	_	— — — — — — — — — — — — — — — — — — —	_	_	LATE9 <sup>(6)</sup>	LATE8 <sup>(6)</sup>				LATE	<7:0>			

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: TRISA, PORTA, LATA and ODCA registers are not implemented on 64-pin devices, and read as '0'.

- 2: JTAG program/debug port is multiplexed with port pins RA0, RA1, RA4 and RA5 on 100-pin devices. At power-on-reset, these pins are controlled by the JTAG port. To use these pins for general purpose I/O, the user's application code must clear JTAGEN (DDPCON<3>) bit = 0. To use these pins for JTAG program/debug, the user's application code must maintain JTAGEN bit = 1.
- 3: On specific 100-pin devices, the instruction TRACE port is multiplexed with PORTA pins RA6, RA7; PORTG pins RG12, RG13 and RG14. At Power-on Reset, these pins are general purpose I/O pins. To maintain these pins as general purpose I/O pins, the user's application code must maintain TROEN (DDPCON<2>) bit = 0. To use these pins as instruction TRACE pins, TROEN must be set = 1.
- 4: JTAG program/debug port is multiplexed with port pins RB10, RB11, RB12 and RB13 on 64-pin devices. At power-on-reset, these pins are controlled by the JTAG port. To use these pins for general purpose I/O, the user's application code must clear JTAGEN (DDPCON<3>) bit = 0. To use these pins for JTAG port. To use these pins for general purpose I/O, the

PIC32MX3XX/4XX

- 5: Port Pin RB3 is not available as a general purpose I/O pin when the USB module is enabled.
- 6: Not implemented on 64-pin devices. Read as '0'.
- 7: Not implemented on 64-pin USB devices. Read as '0'.
- 8: Not implemented on 100-pin USB devices. Read as '0'.
- 9: Not available as a general purpose I/O pin when USB module is enabled.
- 10: Not available as a general purpose I/O pin when USB module is enabled. Input only when the USB module is disabled.
- 11: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

## TABLE 4-17: PORT A-G REGISTERS MAP(11) (CONTINUED)

SFR Name		Bits 31/15	Bits 30/14	Bits 29/13	Bits 28/12	Bits 27/11	Bits 26/10	Bits 25/9	Bits 24/8	Bits 23/7	Bits 22/6	Bits 21/5	Bits 20/4	Bits 19/3	Bits 18/2	Bits 17/1	Bits 16/0
ODCE	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
ODCE	15:0	_	_	_	_	_	_	ODCE9 <sup>(6)</sup>	ODCE8 <sup>(6)</sup>				ODCE	<7:0>			
TDISE	31:16	_	_	_	_	-	_	_	_	_	_	-	-	_	_	_	_
INIOF	15:0	_	_	TRISF13 <sup>(6)</sup>	TRISF12 <sup>(6)</sup>	-	_	_	TRISF8 <sup>(6)</sup>	TRISF7 <sup>(6,8)</sup>	TRISF6 <sup>(7,8)</sup>	TRISF5	TRISF4	TRISF3	TRISF2 <sup>(7)</sup>	TRISF1	TRISF0
DODTE	31:16	_	_	_	_	_	_	_	_	_	_	-	_	_	_	_	_
FUNIF	15:0	_	_	RF13 <sup>(6)</sup>	RF12 <sup>(6)</sup>	_	_	_	RF8 <sup>(6)</sup>	RF7 <sup>(6,8)</sup>	RF6 <sup>(7,8)</sup>	RF5	RF4	RF3 <sup>(9)</sup>	RF2 <sup>(7)</sup>	RF1	RF0
LATE	31:16	_	_	_	_	_	_	_	_	_	_	-	_	_	_	_	_
LAIF	15:0	_	_	LATF13 <sup>(6)</sup>	LATF12 <sup>(6)</sup>	_	_	_	LATF8 <sup>(6)</sup>	LATF7 <sup>(6,8)</sup>	LATF6 <sup>(7,8)</sup>	LATF5	LATF4	LATF3	LATF2 <sup>(7)</sup>	LATF1	LATF0
ODCE	31:16	_	_	_	_	_	_	_	_	_	_	-	_	_	_	_	_
ODCF	15:0	_	_	ODCF13 <sup>(6)</sup>	ODCF12 <sup>(6)</sup>	_	_	_	ODCF8 <sup>(6)</sup>	ODCF7 <sup>(6,8)</sup>	ODCF6 <sup>(7,8)</sup>	ODCF5	ODCF4	ODCF3	ODCF2 <sup>(7)</sup>	ODCF1	ODCF0
TDISC	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
TRISG	15:0	TRISG15 <sup>(6)</sup>	TRISG14 <sup>(6)</sup>	TRISG13 <sup>(6)</sup>	TRISG12 <sup>(6)</sup>	_	_	TRISG9	TRISG8	TRISG7	TRISG6	-	_	TRISG3	TRISG2	TRISG1 <sup>(6)</sup>	TRISG0 <sup>(6)</sup>
DODTO	31:16	_	_	_	_	_	_	_	_	_	_	-	_	_	_	_	_
PURIG	15:0	RG15 <sup>(6)</sup>	RG14 <sup>(6)</sup>	RG13 <sup>(6)</sup>	RG12 <sup>(6)</sup>	_	_	RG9	RG8	RG7	RG6	_	_	RG3 <sup>(10)</sup>	RG2 <sup>(10)</sup>	RG1 <sup>(6)</sup>	RG0 <sup>(6)</sup>
LATC	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
LAIG	15:0	LATG15 <sup>(6)</sup>	LATG14 <sup>(6)</sup>	LATG13 <sup>(6)</sup>	LATG12 <sup>(6)</sup>	_	_	LATG9	LATG8	LATG7	LATG6	_	_	LATG3	LATG2	LATG1 <sup>(6)</sup>	LATG0 <sup>(6)</sup>
ODCG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
ODCG	15:0	ODCG15 <sup>(6)</sup>	ODCG14 <sup>(6)</sup>	ODCG13 <sup>(6)</sup>	ODCG12 <sup>(6)</sup>	_	_	ODCG9	ODCG8	ODCG7	ODCG6	_	_	ODCG3	ODCG2	ODCG1 <sup>(6)</sup>	ODCG0 <sup>(6)</sup>
		Name         31:16           Jobe         31:16	Name         31/15           ODCE         31:16         —           15:0         —         —           TRISF         31:16         —           15:0         —         —           15:0         —         —           LATF         31:16         —           0DCF         31:16         —           TRISG         31:16         —           PORTG         31:16         —           TRISG         —         TRISG15(6)           PORTG         31:16         —           LATG         —         LATG15(6)           DDCG         31:16         —	Name         31/15         30/14           ODCE         31:16         —         —           TRISF         31:16         —         —           15:0         —         —         —           PORTF         31:16         —         —           15:0         —         —         —           LATF         31:16         —         —           ODCF         31:16         —         —           TRISG         31:16         —         —           PORTG         31:16         —         —           LATG         31:16         —         —           LATG         31:16         —         —           LATG         15:0         RG15(6)         RG14(6)           LATG14(6)         LATG14(6)         LATG14(6)	Name         31/15         30/14         29/13           ODCE         31:16         —         —         —           TRISF         31:16         —         —         —           15:0         —         —         TRISF13(6)           PORTF         31:16         —         —         —           LATF         31:16         —         —         RF13(6)           LATF         31:16         —         —         —           ODCF         31:16         —         —         —           TRISG         31:16         —         —         —           PORTG         31:16         —         —         —           PORTG         31:16         —         —         —           LATG         15:0         RG15(6)         RG14(6)         TRISG13(6)           LATG         15:0         LATG15(6)         LATG14(6)         LATG13(6)	Name         31/15         30/14         29/13         28/12           ODCE         31:16         —         —         —         —           TRISF         31:16         —         —         —         —           PORTF         15:0         —         —         TRISF13(6)         TRISF12(6)           PORTF         15:0         —         —         RF13(6)         RF12(6)           LATF         15:0         —         —         —         —           ODCF         31:16         —         —         —         —           TRISG         31:16         —         —         —         —           TRISG         31:16         —         —         —         —           TRISG         15:0         TRISG13(6)         TRISG13(6)         TRISG13(6)         TRISG12(6)           PORTG         15:0         RG15(6)         RG14(6)         RG13(6)         RG12(6)           LATG         15:0         LATG15(6)         LATG14(6)         LATG13(6)         LATG12(6)	Name         31/15         30/14         29/13         28/12         27/11           ODCE         31:16         —         —         —         —         —           TRISF         31:16         —         —         —         —         —           PORTF         31:16         —         —         —         —         —         —           PORTF         31:16         —	Name         31/15         30/14         29/13         28/12         27/11         26/10           ODCE         31:16         —	Name         31/15         30/14         29/13         28/12         27/11         26/10         25/9           ODCE         31:16         —	Name    31/15   30/14   29/13   28/12   27/11   26/10   25/9   24/8	Name    31/15   30/14   29/13   28/12   27/11   26/10   25/9   24/8   23/7	Name    31/15   30/14   29/13   28/12   27/11   26/10   25/9   24/8   23/7   22/6	Name         31/15         30/14         29/13         28/12         27/11         26/10         25/9         24/8         23/7         22/6         21/5           ODCE         31:16         —         <	Name   31/15   30/14   29/13   28/12   27/11   26/10   25/9   24/8   23/7   22/6   21/5   20/4	Name    31/15   30/14   29/13   28/12   27/11   26/10   25/9   24/8   23/7   22/6   21/5   20/4   19/3	Name   Site   S	Name   Si   31/15   30/14   29/13   28/12   27/11   26/10   25/9   24/8   23/7   22/6   21/5   20/4   19/3   18/2   17/1

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

- Note 1: TRISA, PORTA, LATA and ODCA registers are not implemented on 64-pin devices, and read as '0'.
  - 2: JTAG program/debug port is multiplexed with port pins RA0, RA1, RA4 and RA5 on 100-pin devices. At power-on-reset, these pins are controlled by the JTAG port. To use these pins for general purpose I/O, the user's application code must clear JTAGEN (DDPCON<3>) bit = 0. To use these pins for JTAG program/debug, the user's application code must maintain JTAGEN bit = 1.
  - 3: On specific 100-pin devices, the instruction TRACE port is multiplexed with PORTA pins RA6, RA7; PORTG pins RG12, RG13 and RG14. At Power-on Reset, these pins are general purpose I/O pins. To maintain these pins as general purpose I/O pins, the user's application code must maintain TROEN (DDPCON<2>) bit = 0. To use these pins as instruction TRACE pins, TROEN must be set = 1.
  - 4: JTAG program/debug port is multiplexed with port pins RB10, RB11, RB12 and RB13 on 64-pin devices. At power-on-reset, these pins are controlled by the JTAG port. To use these pins for general purpose I/O, the user's application code must clear JTAGEN (DDPCON<3>) bit = 0. To use these pins for JTAG program/debug, the user's application code must maintain JTAGEN bit = 1.
  - 5: Port Pin RB3 is not available as a general purpose I/O pin when the USB module is enabled.
  - 6: Not implemented on 64-pin devices. Read as '0'.
  - 7: Not implemented on 64-pin USB devices. Read as '0'.
  - 8: Not implemented on 100-pin USB devices. Read as '0'.
  - 9: Not available as a general purpose I/O pin when USB module is enabled.
  - 10: Not available as a general purpose I/O pin when USB module is enabled. Input only when the USB module is disabled.
  - 11: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

### TABLE 4-18: CHANGE NOTICE AND PULL-UP REGISTERS MAP<sup>(2)</sup>

SFR Virtual Addr	SFR Name		Bits 31/15	Bits 30/14	Bits 29/13	Bits 28/12	Bits 27/11	Bits 26/10	Bits 25/9	Bits 24/8	Bits 23/7	Bits 22/6	Bits 21/5	Bits 20/4	Bits 19/3	Bits 18/2	Bits 17/1	Bits 16/0
BF88 61C0	CNCON	31:16	-	_	-	_	_	_	_	_	1	-	_	-	_	_	_	_
BF86_01C0	CNCON	15:0	ON	FRZ	SIDL	_	_	_	-	1	_	_	_	_	_	-	1	_

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: CNEN and CNPUE bit(s) are not implemented on 64-pin devices, and read as '0'.

2: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

<b>TABLE 4-18:</b>	CHANGE NOTICE AND PULL-UP REGISTERS MAP(2)	CONTINUED
IABLE 4-18:	CHANGE NOTICE AND PULL-UP REGISTERS MAP(*)	CONTINUE

SFR Virtual Addr	SFR Name		Bits 31/15	Bits 30/14	Bits 29/13	Bits 28/12	Bits 27/11	Bits 26/10	Bits 25/9	Bits 24/8	Bits 23/7	Bits 22/6	Bits 21/5	Bits 20/4	Bits 19/3	Bits 18/2	Bits 17/1	Bits 16/0
BF88_61D0	CNEN	31:16	_	_	_	_	_	_	_	_	_	_	CNEN21 <sup>(1)</sup>	CNEN20 <sup>(1)</sup>	CNEN19 <sup>(1)</sup>	CNEN18	CNEN17	CNEN16
BF66_01D0	CINEIN	15:0								CNEN-	<15:0>							
DE00 61E0	CNPUE	31:16	_	_	_	_	_	_	_	_	_	_	CNPUE21 <sup>(1)</sup>	CNPUE20 <sup>(1)</sup>	CNPUE19 <sup>(1)</sup>	CNPUE18	CNPUE17	CNPUE16
BF88_61E0	CINPUE	15:0								CNPUE	E<15:0>							

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: CNEN and CNPUE bit(s) are not implemented on 64-pin devices, and read as '0'.

2: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

# TABLE 4-19: PARALLEL MASTER PORT REGISTERS MAP<sup>(1)</sup>

SFR Virtual Addr	SFR Name		Bits 31/15	Bits 30/14	Bits 29/13	Bits 28/12	Bits 27/11	Bits 26/10	Bits 25/9	Bits 24/8	Bits 23/7	Bits 22/6	Bits 21/5	Bits 20/4	Bits 19/3	Bits 18/2	Bits 17/1	Bits 16/0
BF80 7000	PMCON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF60_7000	FINICOIN	15:0	ON	FRZ	SIDL	ADRMU	JX<1:0>	PMPTTL	PTWREN	PTRDEN	CSF•	<1:0>	ALP	CS2P	CS1P	_	WRSP	RDSP
BF80 7010	PMMODE	31:16	_	I	_	I	1	_	1	_	I	_		I	_	1	1	_
BF60_7010	FININIODE	15:0	BUSY	IRQM	l<1:0>	INCM	<1:0>	MODE16	MODE	<1:0>	WAITE	3<1:0>		WAITN	√<3:0>		WAITE	E<1:0>
BF80 7020	PMADDR	31:16	_	I	_	1	-	_	1	_	I	_	_	ı	_	-	1	_
DI 00_7 020	TWADDIX	15:0	CS2EN/A15	CS1EN/A14							ADDR	<13:0>						
BF80 7030	PMDOUT	31:16								DATAOL	T<31·0>							
D1 00_1 000	1 WBOOT	15:0								D/ II/ IOC	1 -01.0-							
BF80 7040	PMDIN	31:16								DATAIN	I<31·0>							
D1 00_1010	TIVIDIIV	15:0								D/ (1/ (11)	1 -0 1.0-							
BF80 7050	PMAEN	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
DI 00_7 000	TIVIALIA	15:0								PTEN-	<15:0>							
BF80 7060	PMSTAT	31:16	_	-	_	_	_	_	-	_	-	_	_	-	_	_	_	_
_	I WOTAT	15:0	IBF	IBOV	_	_	IB3F	IB2F	IB1F	IB0F	OBE	OBUF	_	_	OB3E	OB2E	OB1E	OB0E

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

PIC32MX3XX/4XX

#### TABLE 4-20: PROGRAMMING AND DIAGNOSTICS REGISTERS MAP

SFR Virtual Addr	SFR Name		Bits 31/15	Bits 30/14	Bits 29/13	Bits 28/12	Bits 27/11	Bits 26/10	Bits 25/9	Bits 24/8	Bits 23/7	Bits 22/6	Bits 21/5	Bits 20/4	Bits 19/3	Bits 18/2	Bits 17/1	Bits 16/0
BF80 F200	DDPCON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF60_F200	DDFCON	15:0	_	_	_	_	_	_	_	_	DDPUSB	DDPU1	DDPU2	DDPSPI1	JTAGEN	TROEN	-	_

TABLE 4-21: PREFETCH REGISTERS MAP

SFR Virtual Addr	SFR Name		Bits 31/15	Bits 30/14	Bits 29/13	Bits 28/12	Bits 27/11	Bits 26/10	Bits 25/9	Bits 24/8	Bits 23/7	Bits 22/6	Bits 21/5	Bits 20/4	Bits 19/3	Bits 18/2	Bits 17/1	Bits 16/0
BF88_4000	CHECON(1)	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_		CHECOH
BF00_4000	CHECON	15:0		_	-	_		1	DCSZ	<1:0>	I	_	PREFE	N<1:0>	_	Р	FMWS<2:0	)>
BE88 4010	CHEACC <sup>(1)</sup>	31:16	CHEWEN	_	-	_	_	-	-	-	1	_	I	1	_	_	1	_
B1 00_1010	OFILE	15:0	_		_	_	_	_	_	_		_	-	_		CHEID	X<3:0>	
BF88_4020	CHETAG <sup>(1)</sup>	31:16	LTAG BOOT	_	1	_	_		I	ı				LTAG<				
		15:0						LTAG	<15:4>						LVALID	LLOCK	LTYPE	_
BF88_4030	CHEMSK(1)	31:16	_	_	_	_	_	_	_	_	-	_	-	_	_	_		_
DI 00_4030	OI ILIVIOR.	15:0					L	MASK<15:5	>					1	_		I	_
BF88_4040	CHEW0	31:16 15:0								CHEW	>31:0>							
BF88_4050	CHEW1	31:16 15:0								CHEW1	<31:0>							
BF88_4060	CHEW2	31:16 15:0								CHEW2	2<31:0>							
BF88_4070	CHEW3	31:16 15:0								CHEW	3<31:0>							
BF88_4080	CHELRU	31:16 15:0	_	_	_	_	_	_	_	CHELRI	I<15·0>		Cł	HELRU<24:10	6>			
BF88_4090	CHEHIT	31:16 15:0								CHEHIT								
BF88_40A0	CHEMIS	31:16 15:0								CHEMIS	S<31:0>							
BF88_40C0	CHEPFABT	31:16 15:0								CHEPFAI	3T<31:0>							

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET, and INV Registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

## TABLE 4-22: RTCC REGISTERS MAP(1)

				_														
SFR Virtual Addr	SFR Name		Bits 31/15	Bits 30/14	Bits 29/13	Bits 28/12	Bits 27/11	Bits 26/10	Bits 25/9	Bits 24/8	Bits 23/7	Bits 22/6	Bits 21/5	Bits 20/4	Bits 19/3	Bits 18/2	Bits 17/1	Bits 16/0
		31:16	_	_	_	_	_	_					CAL<	11:0>				
BF80_0200	RTCCON	15:0	ON	FRZ	SIDL	_	-	-	-	-	RTSEC SEL	RTC CLKON	-	_	RTCWREN	RTCSYNC	HALFSEC	RTCOE
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF80_0210	RTCALRM	15:0	ALRMEN	CHIME	PIV	ALRM SYNC		AMASI	<<3:0>					ARPT	<7:0>			

**Legend:** x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

<b>TABLE 4-22:</b>	RTCC REGISTERS MAP <sup>(1)</sup>	(CONTINUED)
--------------------	-----------------------------------	-------------

SFR Virtual Addr	SFR Name		Bits 31/15	Bits 30/14	Bits 29/13	Bits 28/12	Bits 27/11	Bits 26/10	Bits 25/9	Bits 24/8	Bits 23/7	Bits 22/6	Bits 21/5	Bits 20/4	Bits 19/3	Bits 18/2	Bits 17/1	Bits 16/0
BF80 0220	RTCTIME	31:16		HR10<3:0>				HR01	<3:0>			MIN10	)<3:0>		MIN01<3:0>			
DF0U_0220	RICIIVIE	15:0		SEC1	0<3:0>			SEC01	1<3:0>		_	_	_	_	_	_	_	_
BF80 0230	RTCDATE	31:16		YEAR1	0<3:0>			YEAR0	1<3:0>			MONTH	10<3:0>			MONTH	01<3:0>	
BF00_0230	KICDAIE	15:0		DAY10	0<3:0>			DAY01	l<3:0>		_	_	_	_		WDAY	)1<3:0>	
BF80 0240	AI DMTIME	31:16		MIN10	0<3:0>		MIN01<3:0>					MIN10	)<3:0>		MIN01<3:0>			
BF00_0240	ALKIVITIVIE	15:0		SEC1	0<3:0>			SEC01	1<3:0>		_	_	_	_	_	_	_	_
BF80 0250	AL DMDATE	31:16	_	_	_	_	_	_	_	_		MONTH	10<3:0>			MONTH	01<3:0>	
DF00_0250	ALKIVIDATE	15:0		DAY1	0<3:0>			DAY01	l<3:0>		_	_	_	_		WDAY	)1<3:0>	

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information

#### TABLE 4-23: DEVCFG: DEVICE CONFIGURATION WORD SUMMARY

SFR Virtual Addr	SFR Name		Bits 31/15	Bits 30/14	Bits 29/13	Bits 28/12	Bits 27/11	Bits 26/10	Bits 25/9	Bits 24/8	Bits 23/7	Bits 22/6	Bits 21/5	Bits 20/4	Bits 19/3	Bits 18/2	Bits 17/1	Bits 16/0
BFC0 2FF0	DEVICECS	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BFCU_ZFFU	DEVCEGS	15:0	USERID15	USERID14	USERID13	USERID12	USERID11	USERID10	USERID9	USERID8	USERID7	USERID6	USERID5	USERID4	USERID3	USERID2	USERID1	USERID0
BFC0 2FF4	DEVICEGO	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	FF	LLODIV<2:	0>
BFCU_ZFF4	DEVOFG2	15:0	FUPLLEN <sup>(1)</sup>	_	_	_	_	FUF	PLLIDIV<2:0	)>(1)	_	FP	LLMULT<2:	0>	_	FF	PLLIDIV<2:0	)>
		31:16	_	_	_	1	_	_	_	_	FWDTEN	_	_		٧	VDTPS<4:0	>	
BFC0_2FF8	DEVCFG1	15:0	FCKSN	M<1:0>	FPBDI'	V<1:0>	_	OSC IOFNC	POSCM	1D<1:0>	IESO	_	FSOSCEN	-	_	F	NOSC<2:0	>
BFC0 2FFC	DEVCEGO	31:16	_	_	_	CP		_	_	BWP	_	_	_	_	PWP19	PWP18	PWP17	PWP16
BFC0_2FFC	DEVCEGO	15:0	PWP15	PWP14	PWP13	PWP12		_	1	_	_	_		_	ICESEL	_	DEBU	G<1:0>

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These bits are only available on PIC32MX4XX devices.

#### TABLE 4-24: DEVICE AND REVISION ID SUMMARY

SFR Virtual Addr	SFR Name		Bits 31/15	Bits 30/14	Bits 29/13	Bits 28/12	Bits 27/11	Bits 26/10	Bits 25/9	Bits 24/8	Bits 23/7	Bits 22/6	Bits 21/5	Bits 20/4	Bits 19/3	Bits 18/2	Bits 17/1	Bits 16/0
BF80 F220	DEVID	31:16		VER<	<3:0>							DEVID•	<27:16>					
BF00_F220	DEVID	15:0								DEVID	<15:0>							

PIC32MX3XX/4XX

TABLE 4-25: USB REGISTERS MAP

				_							ı							
SFR Virtual Addr	SFR Name		Bits 31/15	Bits 30/14	Bits 29/13	Bits 28/12	Bits 27/11	Bits 26/10	Bits 25/9	Bits 24/8	Bits 23/7	Bits 22/6	Bits 21/5	Bits 20/4	Bits 19/3	Bits 18/2	Bits 17/1	Bits 16/0
DE00 E040	U10TGIR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF88_5040	UIUIGIR	15:0	_	_	_	_	_	_	_	_	IDIF	T1MSECIF	LSTATEIF	ACTVIF	SESVDIF	SESENDIF	_	VBUSVDIF
BF88_5050	U1OTGIE	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
DI 00_3030	OTOTOIL	15:0	_	_	_	_	_	_	_	_	IDIE	T1MSECIE	LSTATEIE	ACTVIE	SESVDIE	SESENDIE	_	VBUSVDIE
BF88_5060	U10TG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
DI 00_0000	STAT	15:0	_	_	_	_	_	_	_	_	ID	_	LSTATE	_	SESVD	SESEND	_	VBUSVD
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF88_5070	U1OTGCON	15:0	_	_	_	_	_	_	_	_	DPPULUP	DMPULUP	DPPUL DWN	DMPUL DWN	VBUSON	OTGEN	VBUSCHG	VBUSDIS
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF88_5080	U1PWRC	15:0	_	_	_	_	_	_	_	_	UACTPND	_	_	USLPGRD	_	_	USUS PEND	USBPWR
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF88_5200	U1IR	15:0	_	_	_	_	_	_	_	_	STALLIF	ATTACHIF	RESUME IF	IDLEIF	TRNIF	SOFIF	UERRIF	URSTIF DETACHIF
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF88_5210	U1IE	15:0	_	_	_	_	_	_	_	_	STALLIE	ATTACHIE	RESUME IE	IDLEIE	TRNIE	SOFIE	UERRIE	URSTIE DETACHIE
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF88_5220	U1EIR	15:0	_	_	_	_	_	_	_	_	BTSEF	BMXEF	DMAEF	BTOEF	DFN8EF	CRC16EF	CRC5EF EOFEF	PIDEF
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF88_5230	U1EIE	15:0	_	_	_	_	_	_	_	_	BTSEE	BMXEE	DMAEE	BTOEE	DFN8EE	CRC16EE	CRC5EE EOFEE	PIDEE
DE00 5040		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF88_5240	U1STAT	15:0	_	_	_	_	_	_	_	_		ENDP'	T<3:0>		DIR	PPBI	_	_
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF88_5250	U1CON	15:0	_	_	_	_	_	_	_	_	JSTATE	SE0	PKTDIS TOKBUSY	USBRST	HOSTEN	RESUME	PPBRST	USBEN SOFEN
DE00		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF80_5260	U1ADDR	15:0	_	_	_	_	_	_	_	_	LSPDEN			D	EVADDR<6:	0>		•
DE00 5070	U1BDTP1	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF88_5270	OIRDILL	15:0	_	_	_	_	_	_	_	_			В	DTPTRL<7:	1>			_
BF88_5280	U1FRML	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
DP 00_3280	UTRIVIL	15:0	_	_	_	_	_	_	_	_				FRML	<7:0>			
BF88_5290	U1FRMH	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
		15:0	_	_	_	_	_	_	_	_	_	_	_	_	_		FRMH<10:8	>
l ogond:	v = unknou		o on Bosot	- unimplo	montad roa	dac 'O' Boo		· · ·										

SFR Virtual Addr	SFR Name		Bits 31/15	Bits 30/14	Bits 29/13	Bits 28/12	Bits 27/11	Bits 26/10	Bits 25/9	Bits 24/8	Bits 23/7	Bits 22/6	Bits 21/5	Bits 20/4	Bits 19/3	Bits 18/2	Bits 17/1	Bits 16/0
BF88_52A0	U1TOK	31:16	_	_	_		_	_	_	_	_	_	_	_	_	_	_	_
B1 00_027.0	OTTOR	15:0		_	_	_	_	_	_	_		PID<	3:0>			EP<	3:0>	
BF88_52B0	U1SOF	31:16			_	_		_	_	_	_	_	_			_	_	_
		15:0			_			_	_	_				CNT-	<7:0>			
BF88_52C0	U1BDTP2	31:16 15:0				_	_	_	_		_	_	_	BDTPTF	— DU-7:0>	_	_	_
		31:16			_			_	_	_	_	_			-	_	_	_
BF88_52D0	U1BDTP3	15:0							_	_				BDTPTF	RU<7:0>			
		31:16		_	_		_	_	_	_	_	_	_		_	_	_	_
BF88_52E0	U1CNFG1	15:0	_	_	_	_	_	_	_	_	UTEYE	UOEMON	USBFRZ	USBSIDL	_	_	_	_
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF88_5300	U1EP0	15:0	_		_	-	-	_	_	_	LSPD	RETRYDIS	_	EPCON DIS	EPRXEN	EPTXEN	EPSTALL	EPHSH
		31:16	_	_	_	-	_	_	_	_	_	_	_	_	_	_	_	_
BF88_5310	U1EP1	15:0	_	-	_	-	-	_	_	_	_		_	EPCON DIS	EPRXEN	EPTXEN	EPSTALL	EPHSH
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF88_5320	U1EP2	15:0	_	_	_	_	_	_	_	_	_	_	_	EPCON DIS	EPRXEN	EPTXEN	EPSTALL	EPHSH
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF88_5330	U1EP3	15:0	-	1	_	1	1	_	_	_	_	_	_	EPCON DIS	EPRXEN	EPTXEN	EPSTALL	EPHSH
		31:16	_	_	_	-	_	_	_	_	_	_	_	_	_	_	_	_
BF88_5340	U1EP4	15:0	_	-	_	-	-	_	_	_	_	_	_	EPCON DIS	EPRXEN	EPTXEN	EPSTALL	EPHSH
	===	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF88_5350	U1EP5	15:0	-	1	_	-	-	_	_	_	_	_	_	EPCON DIS	EPRXEN	EPTXEN	EPSTALL	EPHSH
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF88_5360	U1EP6	15:0	_	-	_	1	-	_	_	_	_	_	_	EPCON DIS	EPRXEN	EPTXEN	EPSTALL	EPHSH
		31:16	_	_	_	-	_	_	_	_	_	_	_	_	_	_	_	_
BF88_5370	U1EP7	15:0	-	1	_	-	-	_	_	_	_	_	_	EPCON DIS	EPRXEN	EPTXEN	EPSTALL	EPHSH
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF88_5380	U1EP8	15:0	_	1	_	1	1	_	_	_	_	_	_	EPCON DIS	EPRXEN	EPTXEN	EPSTALL	EPHSH
		31:16	_		_			_	_	_	_	_		_	_			_
BF88_5390	U1EP9	15:0	_	_	_	_	_	_	_	_	_	-	_	EPCON DIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK

TABLE 4-25: USB REGISTERS MAP (CONTINUED)

SFR Virtual Addr	SFR Name		Bits 31/15	Bits 30/14	Bits 29/13	Bits 28/12	Bits 27/11	Bits 26/10	Bits 25/9	Bits 24/8	Bits 23/7	Bits 22/6	Bits 21/5	Bits 20/4	Bits 19/3	Bits 18/2	Bits 17/1	Bits 16/0
		31:16	_	_	_	_	_	_	_		_	_	_	_	_	_	_	_
BF88_53A0	U1EP10	15:0	_	_	_	_	_	_	_	_	_	_	_	EPCON DIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK
		31:16	_	_	_	_	_	_	_	-	_	-	_	_	_	_	_	_
BF88_53B0	U1EP11	15:0	_	_	-	-	-	1	-	1	-	-	-	EPCON DIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
BF88_53C0	U1EP12	15:0	_	_	_	_	_	-	_	_	_	_	_	EPCON DIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK
		31:16	_	_	_	_	_	_	_	1	_	1	_	_	_	_	_	_
BF88_53D0	U1EP13	15:0	_	_	-		-	-	-	-	-	-	-	EPCON DIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK
		31:16	_	_	-	_	_	_	_	1	_	-	_	_	_	_	_	_
BF88_53E0	U1EP14	15:0	_	_	-	-	-	1	-	1	-	-	1	EPCON DIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK
		31:16	_	_	_	_	_	_	_	ı	_	-	_	_	_	_	_	_
BF88_53F0		15:0	_	_	_	— — — — — — — — — — — — — — — — — — —	_	_	_	_	_	_	_	EPCON DIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK

### 5.0 FLASH PROGRAM MEMORY

Note:

This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. Refer to the "PIC32MX Family Reference Manual" Section 5. "Flash Program Memory" (DS61121) for a detailed description of this peripheral. The manual is available from the Microchip web site (www.Microchip.com/PIC32).

PIC32MX3XX/4XX devices contain an internal program Flash memory for executing user code. There are three methods by which the user can program this memory:

- 1. Run-Time Self Programming (RTSP)
- 2. In-Circuit Serial Programming™ (ICSP™)
- 3. EJTAG Programming

RTSP is performed by software executing from either Flash or RAM memory. EJTAG is performed using the EJTAG port of the device and a EJTAG capable programmer. ICSP is performed using a serial data connection to the device and allows much faster programming times than RTSP. RTSP techniques are described in this chapter. The ICSP and EJTAG methods are described in the "PIC32MX3XX/4XX Programming Specification" (DS61145) document, which may be downloaded from the Microchip web site.

NOTES:

### 6.0 RESETS


Note: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. Refer to the "PIC32MX Family Reference Manual" Section 7. "Resets" (DS61118) for a detailed description of this peripheral. The manual is available from the Microchip web site (www.Microchip.com/PIC32).

The Reset module combines all Reset sources and controls the device Master Reset signal, SYSRST. The following is a list of device Reset sources:

- · POR: Power-on Reset
- MCLR: Master Clear Reset Pin
- · SWR: Software Reset
- · WDTR: Watchdog Timer Reset
- · BOR: Brown-out Reset
- · CMR: Configuration Mismatch Reset

A simplified block diagram of the Reset module is shown in Figure 6-1.

FIGURE 6-1: SYSTEM RESET BLOCK DIAGRAM



NOTES:

### 7.0 INTERRUPT CONTROLLER

Note:


This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. Refer to the "PIC32MX Family Reference Manual" Section 8. "Interrupt Controller" (DS61108) for a detailed description of this peripheral. The manual is available from the Microchip web site (www.Microchip.com/PIC32).

PIC32MX3XX/4XX devices generate interrupt requests in response to interrupt events from peripheral modules. The Interrupt Control module exists externally to the CPU logic and prioritizes the interrupt events before presenting them to the CPU.

The PIC32MX3XX/4XX interrupts module includes the following features:

- Up to 96 interrupt sources
- · Up to 64 interrupt vectors
- · Single and Multi-Vector mode operations
- 5 external interrupts with edge polarity control
- · Interrupt proximity timer
- · Module Freeze in Debug mode
- 7 user-selectable priority levels for each vector
- 4 user-selectable subpriority levels within each priority
- · Dedicated shadow set for highest priority level
- · Software can generate any interrupt
- · User-configurable interrupt vector table location
- · User-configurable interrupt vector spacing

FIGURE 7-1: INTERRUPT CONTROLLER MODULE



**Note:** Several of the registers cited in this section are not in the interrupt controller module. These registers (and bits) are associated with the CPU. Details about them are available in **Section 3.0 "PIC32MX MCU"**.

To avoid confusion, a typographic distinction is made for registers in the CPU. The register names in this section, and all other sections of this manual, are signified by uppercase letters only.CPU register names are signified by upper and lowercase letters. For example, INTSTAT is an Interrupts register; whereas, IntCtl is a CPU register.

TABLE 7-1: INTERRUPT IRQ AND VECTOR LOCATION

Interrupt Source <sup>(1)</sup>	IRQ	Vector Number		Interrupt	t Bit Location	
Highest Natural Order F	Priority		Flag	Enable	Priority	Subpriority
CT – Core Timer Interrupt	0	0	IFS0<0>	IEC0<0>	IPC0<4:2>	IPC0<1:0>
CS0 – Core Software Interrupt 0	1	1	IFS0<1>	IEC0<1>	IPC0<12:10>	IPC0<9:8>
CS1 – Core Software Interrupt 1	2	2	IFS0<2>	IEC0<2>	IPC0<20:18>	IPC0<17:16>
INT0 – External Interrupt 0	3	3	IFS0<3>	IEC0<3>	IPC0<28:26>	IPC0<25:24>
T1 – Timer1	4	4	IFS0<4>	IEC0<4>	IPC1<4:2>	IPC1<1:0>
IC1 – Input Capture 1	5	5	IFS0<5>	IEC0<5>	IPC1<12:10>	IPC1<9:8>
OC1 – Output Compare 1	6	6	IFS0<6>	IEC0<6>	IPC1<20:18>	IPC1<17:16>
INT1 – External Interrupt 1	7	7	IFS0<7>	IEC0<7>	IPC1<28:26>	IPC1<25:24>
T2 – Timer2	8	8	IFS0<8>	IEC0<8>	IPC2<4:2>	IPC2<1:0>
IC2 – Input Capture 2	9	9	IFS0<9>	IEC0<9>	IPC2<12:10>	IPC2<9:8>
OC2 – Output Compare 2	10	10	IFS0<10>	IEC0<10>	IPC2<20:18>	IPC2<17:16>
INT2 – External Interrupt 2	11	11	IFS0<11>	IEC0<11>	IPC2<28:26>	IPC2<25:24>
T3 – Timer3	12	12	IFS0<12>	IEC0<12>	IPC3<4:2>	IPC3<1:0>
IC3 – Input Capture 3	13	13	IFS0<13>	IEC0<13>	IPC3<12:10>	IPC3<9:8>
OC3 – Output Compare 3	14	14	IFS0<14>	IEC0<14>	IPC3<20:18>	IPC3<17:16>
INT3 – External Interrupt 3	15	15	IFS0<15>	IEC0<15>	IPC3<28:26>	IPC3<25:24>
T4 – Timer4	16	16	IFS0<16>	IEC0<16>	IPC4<4:2>	IPC4<1:0>
IC4 – Input Capture 4	17	17	IFS0<17>	IEC0<17>	IPC4<12:10>	IPC4<9:8>
OC4 – Output Compare 4	18	18	IFS0<18>	IEC0<18>	IPC4<20:18>	IPC4<17:16>
INT4 – External Interrupt 4	19	19	IFS0<19>	IEC0<19>	IPC4<28:26>	IPC4<25:24>
T5 – Timer5	20	20	IFS0<20>	IEC0<20>	IPC5<4:2>	IPC5<1:0>
IC5 – Input Capture 5	21	21	IFS0<21>	IEC0<21>	IPC5<12:10>	IPC5<9:8>
OC5 – Output Compare 5	22	22	IFS0<22>	IEC0<22>	IPC5<20:18>	IPC5<17:16>
SPI1E – SPI1 Fault	23	23	IFS0<23>	IEC0<23>	IPC5<28:26>	IPC5<25:24>
SPI1TX – SPI1 Transfer Done	24	23	IFS0<24>	IEC0<24>	IPC5<28:26>	IPC5<25:24>
SPI1RX – SPI1 Receive Done	25	23	IFS0<25>	IEC0<25>	IPC5<28:26>	IPC5<25:24>
U1E – UART1 Error	26	24	IFS0<26>	IEC0<26>	IPC6<4:2>	IPC6<1:0>
U1RX – UART1 Receiver	27	24	IFS0<27>	IEC0<27>	IPC6<4:2>	IPC6<1:0>
U1TX – UART1 Transmitter	28	24	IFS0<28>	IEC0<28>	IPC6<4:2>	IPC6<1:0>
I2C1B – I2C1 Bus Collision Event	29	25	IFS0<29>	IEC0<29>	IPC6<12:10>	IPC6<9:8>
I2C1S - I2C1 Slave Event	30	25	IFS0<30>	IEC0<30>	IPC6<12:10>	IPC6<9:8>
I2C1M – I2C1 Master Event	31	25	IFS0<31>	IEC0<31>	IPC6<12:10>	IPC6<9:8>
CN – Input Change Interrupt	32	26	IFS1<0>	IEC1<0>	IPC6<20:18>	IPC6<17:16>
AD1 – ADC1 Convert Done	33	27	IFS1<1>	IEC1<1>	IPC6<28:26>	IPC6<25:24>
PMP – Parallel Master Port	34	28	IFS1<2>	IEC1<2>	IPC7<4:2>	IPC7<1:0>
CMP1 – Comparator Interrupt	35	29	IFS1<3>	IEC1<3>	IPC7<12:10>	IPC7<9:8>
CMP2 – Comparator Interrupt	36	30	IFS1<4>	IEC1<4>	IPC7<20:18>	IPC7<17:16>

Note 1: Not all interrupt sources are available on all devices.

See Table 1: "PIC32MX General Purpose – Features" and Table 2: "PIC32MX USB – Features" for available peripherals.

TABLE 7-1: INTERRUPT IRQ AND VECTOR LOCATION (CONTINUED)

Interrupt Source <sup>(1)</sup>	IRQ	Vector Number		Interrupt	Bit Location	
Highest Natural Order F	Priority		Flag	Enable	Priority	Subpriority
SPI2E – SPI2 Fault	37	31	IFS1<5>	IEC1<5>	IPC7<28:26>	IPC7<25:24>
SPI2TX – SPI2 Transfer Done	38	31	IFS1<6>	IEC1<6>	IPC7<28:26>	IPC7<25:24>
SPI2RX – SPI2 Receive Done	39	31	IFS1<7>	IEC1<7>	IPC7<28:26>	IPC7<25:24>
U2E – UART2 Error	40	32	IFS1<8>	IEC1<8>	IPC8<4:2>	IPC8<1:0>
U2RX – UART2 Receiver	41	32	IFS1<9>	IEC1<9>	IPC8<4:2>	IPC8<1:0>
U2TX – UART2 Transmitter	42	32	IFS1<10>	IEC1<10>	IPC8<4:2>	IPC8<1:0>
I2C2B – I2C2 Bus Collision Event	43	33	IFS1<11>	IEC1<11>	IPC8<12:10>	IPC8<9:8>
I2C2S - I2C2 Slave Event	44	33	IFS1<12>	IEC1<12>	IPC8<12:10>	IPC8<9:8>
I2C2M – I2C2 Master Event	45	33	IFS1<13>	IEC1<13>	IPC8<12:10>	IPC8<9:8>
FSCM – Fail-Safe Clock Monitor	46	34	IFS1<14>	IEC1<14>	IPC8<20:18>	IPC8<17:16>
RTCC – Real-Time Clock	47	35	IFS1<15>	IEC1<15>	IPC8<28:26>	IPC8<25:24>
DMA0 – DMA Channel 0	48	36	IFS1<16>	IEC1<16>	IPC9<4:2>	IPC9<1:0>
DMA1 – DMA Channel 1	49	37	IFS1<17>	IEC1<17>	IPC9<12:10>	IPC9<9:8>
DMA2 – DMA Channel 2	50	38	IFS1<18>	IEC1<18>	IPC9<20:18>	IPC9<17:16>
DMA3 – DMA Channel 3	51	39	IFS1<19>	IEC1<19>	IPC9<28:26>	IPC9<25:24>
FCE – Flash Control Event	56	44	IFS1<24>	IEC1<24>	IPC11<4:2>	IPC11<1:0>
USB	57	45	IFS1<25>	IEC1<25>	IPC11<12:10>	IPC11<9:8>
(Reserved)						
Lowest Natural Order F	riority					

Note 1: Not all interrupt sources are available on all devices.

See Table 1: "PIC32MX General Purpose – Features" and Table 2: "PIC32MX USB – Features" for available peripherals.

NOTES:

# 8.0 OSCILLATOR CONFIGURATION


Note:

This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. Refer to the "PIC32MX Family Reference Manual" Section 6. "Oscillator Configuration" (DS61112) for a detailed description of this peripheral. The manual is available from the Microchip web site (www.Microchip.com/PIC32).

The PIC32MX oscillator system has the following modules and features:

- A total of four external and internal oscillator options as clock sources
- On-chip PLL (phase-locked loop) with userselectable input divider, multiplier, and output divider to boost operating frequency on select internal and external oscillator sources
- On-chip user-selectable divisor postscaler on select oscillator sources
- Software-controllable switching between various clock sources
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown
- · Dedicated on-chip PLL for USB peripheral

FIGURE 8-1: PIC32MX3XX/4XX FAMILY CLOCK DIAGRAM



- Notes: 1. A series resistor, Rs, may be required for AT strip cut crystals.
  - 2. The internal feedback resistor, RF, is typically in the range of 2 to 10 M $\Omega$ .
  - 3. Refer to the "PIC32MX Family Reference Manual" Section 6. "Oscillator Configuration" (DS61112) for help determining the best oscillator components.
  - 4. PBCLK out is available on the OSC2 pin in certain clock modes.

### 9.0 PREFETCH CACHE

Note:

This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. Refer to the "PIC32MX Family Reference Manual" Section 4. "Prefetch Cache" (DS61119) for a detailed description of this peripheral.


The manual is available from the Microchip web site (www.Microchip.com/PIC32).

Prefetch cache increases performance for applications executing out of the cacheable program flash memory regions by implementing instruction caching, constant data caching, and instruction prefetching.

#### 9.1 Features

- 16 Fully Associative Lockable Cache Lines
- · 16-byte Cache Lines
- · Up to 4 Cache Lines Allocated to Data
- 2 Cache Lines with Address Mask to hold repeated instructions
- · Pseudo LRU replacement policy
- · All Cache Lines are software writable
- · 16-byte parallel memory fetch
- · Predictive Instruction Prefetch

FIGURE 9-1: PREFETCH MODULE BLOCK DIAGRAM



NOTES:

# 10.0 DIRECT MEMORY ACCESS (DMA) CONTROLLER

Note:

This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. Refer to the "PIC32MX Family Reference Manual" Section 31. "Direct Memory Access (DMA) Controller" (DS61117) for a detailed description of this peripheral.

The manual is available from the Microchip web site (www.Microchip.com/PIC32).


The PIC32MX Direct Memory Access (DMA) controller is a bus master module useful for data transfers between different devices without CPU intervention. The source and destination of a DMA transfer can be any of the memory mapped modules existent in the PIC32MX (such as Peripheral Bus (PBUS) devices: SPI, UART,  $I^2C^{TM}$ , etc.) or memory itself.

Following are some of the key features of the DMA controller module:

- · Four Identical Channels, each featuring:
  - Auto-Increment Source and Destination Address Registers
  - Source and Destination Pointers
  - Memory to Memory and Memory to Peripheral Transfers
- · Automatic Word-Size Detection:
  - Transfer Granularity, down to byte level
  - Bytes need not be word-aligned at source and destination

- · Fixed Priority Channel Arbitration
- · Flexible DMA Channel Operating Modes:
  - Manual (software) or automatic (interrupt) DMA requests
  - One-Shot or Auto-Repeat Block Transfer modes
  - Channel-to-channel chaining
- · Flexible DMA Requests:
  - A DMA request can be selected from any of the peripheral interrupt sources
  - Each channel can select any (appropriate) observable interrupt as its DMA request source
  - A DMA transfer abort can be selected from any of the peripheral interrupt sources
  - Pattern (data) match transfer termination
- · Multiple DMA Channel Status Interrupts:
  - DMA channel block transfer complete
  - Source empty or half empty
  - Destination full or half-full
  - DMA transfer aborted due to an external event
  - Invalid DMA address generated
- · DMA Debug Support Features:
  - Most recent address accessed by a DMA channel
  - Most recent DMA channel to transfer data
- · CRC Generation Module:
  - CRC module can be assigned to any of the available channels
  - CRC module is highly configurable

#### FIGURE 10-1: DMA BLOCK DIAGRAM



NOTES:

### 11.0 USB ON-THE-GO (OTG)

Note:

This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. Refer to the "PIC32MX Family Reference Manual" Section 27. "USB On-The-Go (OTG)" (DS61126) for a detailed description of this peripheral. The manual is available from the Microchip web site (www.Microchip.com/PIC32).

The Universal Serial Bus (USB) module contains analog and digital components to provide a USB 2.0 full-speed and low-speed embedded host, full-speed device, or OTG implementation with a minimum of external components. This module in Host mode is intended for use as an embedded host and therefore does not implement a UHCl or OHCl controller.

The USB module consists of the clock generator, the USB voltage comparators, the transceiver, the Serial Interface Engine (SIE), a dedicated USB DMA controller, pull-up and pull-down resistors, and the register interface. A block diagram of the PIC32MX USB OTG module is presented in Figure 11-1.


The clock generator provides the 48 MHz clock required for USB full-speed and low-speed communication. The voltage comparators monitor the voltage on the VBUS pin to determine the state of the bus. The transceiver provides the analog translation between the USB bus and the digital logic. The SIE is a state machine that transfers data to and from the endpoint buffers, and generates the hardware protocol for data transfers. The USB DMA controller transfers data between the data buffers in RAM and the SIE. The integrated pull-up and pull-down resistors eliminate the need for external signaling components. The register interface allows the CPU to configure and communicate with the module.

The PIC32MX USB module includes the following features:

- · USB Full-Speed Support for Host and Device
- · Low-Speed Host Support
- USB OTG Support
- · Integrated Signaling Resistors
- Integrated Analog Comparators for VBUS Monitoring
- · Integrated USB Transceiver
- Transaction Handshaking Performed by Hardware
- · Endpoint Buffering Anywhere in System RAM
- Integrated DMA to Access System RAM and Flash

Note:

**IMPORTANT:** The implementation and use of the USB specifications, as well as other third-party specifications or technologies, may require licensing; including, but not limited to, USB Implementers Forum, Inc. (also referred to as USB-IF). The user is fully responsible for investigating and satisfying any applicable licensing obligations.



### 12.0 I/O PORTS

Note:

This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. Refer to the "PIC32MX" Family Reference Manual" Section 12. "I/O Ports" (DS61120) for a detailed description of this peripheral.

The manual is available from the Microchip web site (www.Microchip.com/PIC32).

General purpose I/O pins are the simplest of peripherals. They allow the PIC® MCU to monitor and control other devices. To add flexibility and functionality, some pins are multiplexed with alternate function(s).


These functions depend on which peripheral features are on the device. In general, when a peripheral is functioning, that pin may not be used as a general purpose I/O pin.

Following are some of the key features of this module:

- · Individual output pin open-drain enable/disable
- Individual input pin weak pull-up enable/disable
- Monitor selective inputs and generate interrupt when change in pin state is detected
- · Operation during CPU Sleep and Idle modes
- Fast bit manipulation using CLR, SET and INV registers

Figure 12-1 shows a block diagram of a typical multiplexed I/O port.

**FIGURE 12-1: BLOCK DIAGRAM OF A TYPICAL MULTIPLEXED PORT STRUCTURE** 



**Legend:** R = Peripheral input buffer types may vary. Refer to Table 1-1 for more information.

This block diagram is a general representation of a shared port/peripheral structure for illustration purposes only. The Note: actual structure for any specific port/peripheral combination may be different than it is shown here.

### 12.1 Parallel I/O (PIO) Ports

All port pins have three registers (TRIS, LAT, and PORT) that are directly associated with their operation.

TRIS is a data direction or tri-state control register that determines whether a digital pin is an input or an output. Setting a TRISx register bit = 1 configures the corresponding I/O pin as an input; setting a TRISx register bit = 0 configures the corresponding I/O pin as an output. All port I/O pins are defined as inputs after a device Reset. Certain I/O pins are shared with analog peripherals and default to analog inputs after a device Reset.

PORT is a register used to read the current state of the signal applied to the port I/O pins. Writing to a PORTx register performs a write to the port's latch, LATx register, latching the data to the port's I/O pins.

LAT is a register used to write data to the port I/O pins. The LATx latch register holds the data written to either the LATx or PORTx registers. Reading the LATx latch register reads the last value written to the corresponding port or latch register.

Not all port I/O pins are implemented on some devices, therefore, the corresponding PORTx, LATx and TRISx register bits will read as zeros.

#### 12.1.1 CLR, SET AND INV REGISTERS

Every I/O module register has a corresponding CLR (clear), SET (set) and INV (invert) register designed to provide fast atomic bit manipulations. As the name of the register implies, a value written to a SET, CLR or INV register effectively performs the implied operation, but only on the corresponding base register and only bits specified as '1' are modified. Bits specified as '0' are not modified.

Reading SET, CLR and INV registers returns undefined values. To see the affects of a write operation to a SET, CLR or INV register, the base register must be read.

To set PORTC bit 0, write to the LATSET register:

LATCSET =  $0 \times 0001$ ;

To clear PORTC bit 0, write to the LATCLR register:

LATCCLR =  $0 \times 0001$ ;

To toggle PORTC bit 0, write to the LATINV register:

LATCINV =  $0 \times 0001$ ;

Note:

Using a PORTxINV register to toggle a bit is recommended because the operation is performed in hardware atomically, using fewer instructions as compared to the traditional read-modify-write method shown below:

PORTC ^= 0x0001;

#### 12.1.2 DIGITAL INPUTS

Pins are configured as digital inputs by setting the corresponding TRIS register bits = 1. When configured as inputs, they are either TTL buffers or Schmitt Triggers. Several digital pins share functionality with analog inputs and default to the analog inputs at POR. Setting the corresponding bit in the AD1PCFG register = 1 enables the pin as a digital pin.

Digital only pins are capable of input voltages up to 5.5V. Any pin that shares digital and analog functionality is limited to voltages up to VDD + 0.3V.

TABLE 12-1: MAXIMUM INPUT PIN VOLTAGES

Input Pin Mode(s)	Vıн (max)
Digital Only	VIH = 5.5v
Digital + Analog	VIH = VDD + 0.03v
Analog	VIH = VDD + 0.03v

Note: Refer to Section 28.0 "Electrical Characteristics" regarding the VIH specification.

Note: Analog levels on any pin that is defined as a digital input (including the ANx pins) may cause the input buffer to consume current that exceeds the device specifications.

#### 12.1.3 ANALOG INPUTS

Certain pins can be configured as analog inputs used by the ADC and Comparator modules. Setting the corresponding bits in the AD1PCFG register = 0 enables the pin as an analog input pin and must have the corresponding TRIS bit set = 1 (input). If the TRIS bit is cleared = 0 (output), the digital output level (VOH or VOL) will be converted. Any time a port I/O pin is configured as analog, its digital input is disabled and the corresponding PORTx register bit will read '0'. The AD1PCFG Register has a default value of 0x0000; therefore, all pins that share ANx functions are analog (not digital) by default.

#### 12.1.4 DIGITAL OUTPUTS

Pins are configured as digital outputs by setting the corresponding TRIS register bits = 0. When configured as digital outputs, these pins are CMOS drivers or can be configured as open drain outputs by setting the corresponding bits in the ODCx Open-Drain Configuration register.

Digital output pin voltage is limited to VDD.

### 12.1.5 ANALOG OUTPUTS

Certain pins can be configured as analog outputs, such as the CVREF output voltage used by the comparator module. Configuring the Comparator Reference module to provide this output will present the analog output voltage on the pin, independent of the TRIS register setting for the corresponding pin.

### 13.0 TIMER1

Note:

This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. Refer to the "PIC32MX Family Reference Manual" Section 14. "Timers" (DS61105) for a detailed description of this peripheral.

The manual is available from the Microchip web site (www.Microchip.com/PIC32).

This family of PIC32MX devices features one synchronous/asynchronous 16-bit timer that can operate as a free-running interval timer for various timing applications and counting external events. This timer can also be used with the Low-Power Secondary Oscillator (SOSC) for real-time clock applications. The following modes are supported:


- · Synchronous Internal Timer
- · Synchronous Internal Gated Timer
- · Synchronous External Timer
- · Asynchronous External Timer

### 13.1 Additional Supported Features

- · Selectable clock prescaler
- · Timer operation during CPU Idle and Sleep mode
- Fast bit manipulation using CLR, SET and INV registers
- Asynchronous mode can be used with the SOSC to function as a Real-Time Clock (RTC).

## FIGURE 13-1: TIMER1 BLOCK DIAGRAM<sup>(1)</sup>

Configuration Word DEVCFG1.



### 14.0 TIMERS 2, 3, 4, 5

Note: This da the PIC

This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. Refer to the "PIC32MX Family Reference Manual" Section 14. "Timers" (DS61105) for a detailed description of this peripheral.

The manual is available from the Microchip web site (www.Microchip.com/PIC32).

This family of PIC32MX devices features four synchronous 16-bit timers (default) that can operate as a free-running interval timer for various timing applications and counting external events. The following modes are supported:

- · Synchronous Internal 16-bit Timer
- · Synchronous Internal 16-bit Gated Timer
- · Synchronous External 16-bit Timer

Two 32-bit synchronous timers are available by combining Timer2 with Timer3 and Timer4 with Timer5. The 32-bit timers can operate in three modes:

- · Synchronous Internal 32-bit Timer
- · Synchronous Internal 32-bit Gated Timer
- · Synchronous External 32-bit Timer

Note: Throughout this chapter, references to registers TxCON, TMRx, and PRx use 'x' to represent Timer2 through 5 in 16-bit modes. In 32-bit modes, 'x' represents Timer2 or 4; 'y' represents Timer3 or 5.

### 14.1 Additional Supported Features

- · Selectable clock prescaler
- · Timers operational during CPU Idle
- Time base for input capture and output compare modules (Timer2 and Timer3 only)
- ADC event trigger (Timer3 only)
- Fast bit manipulation using CLR, SET and INV registers

## FIGURE 14-1: TIMER2, 3, 4, 5 BLOCK DIAGRAM (16-BIT)





FIGURE 14-2: TIMER2/3, 4/5 BLOCK DIAGRAM (32-BIT)



Note 1: In this diagram, the use of "x' in registers TxCON, TMRx, PRx, TxCK refers to either Timer2 or Timer4; the use of 'y' in registers TyCON, TMRy, PRy, TylF refers to either Timer3 or Timer5.

- 2: TxCK pins not available on 64-pin devices.
- 3: ADC event trigger is available only on Timer2/3 pair.

### 15.0 INPUT CAPTURE

Note:

This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. Refer to the "PIC32MX Family Reference Manual" Section 15. "Input Capture" (DS61122) for a detailed description of this peripheral.

The manual is available from the Microchip web site (www.Microchip.com/PIC32).

The Input Capture module is useful in applications requiring frequency (period) and pulse measurement. The PIC32MX3XX/4XX devices support up to five input capture channels.

The input capture module captures the 16-bit or 32-bit value of the selected Time Base registers when an event occurs at the ICx pin. The events that cause a capture event are listed below in three categories:

- 1. Simple Capture Event modes
  - Capture timer value on every falling edge of input at ICx pin
  - Capture timer value on every rising edge of input at ICx pin


- Capture timer value on every edge (rising and falling)
- 3. Capture timer value on every edge (rising and falling), specified edge first.
- 4. Prescaler Capture Event modes
  - Capture timer value on every 4th rising edge of input at ICx pin
  - Capture timer value on every 16th rising edge of input at ICx pin

Each input capture channel can select between one of two 16-bit timers (Timer2 or Timer3) for the time base, or two 16-bit timers (Timer2 and Timer3) together to form a 32-bit timer. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during CPU Sleep and Idle modes
- · Interrupt on input capture event
- · 4-word FIFO buffer for capture values
  - Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- Input capture can also be used to provide additional sources of external interrupts

### FIGURE 15-1: INPUT CAPTURE BLOCK DIAGRAM



## 16.0 OUTPUT COMPARE

Note:


This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. Refer to the "PIC32MX Family Reference Manual" Section 16. "Output Capture" (DS61111) for a detailed description of this peripheral. The manual is available from the Microchip web site (www.Microchip.com/PIC32).

The Output Compare module (OCMP) is used to generate a single pulse or a train of pulses in response to selected time base events. For all modes of operation, the OCMP module compares the values stored in the OCxR and/or the OCxRS registers to the value in the selected timer. When a match occurs, the OCMP module generates an event based on the selected mode of operation.

The following are some of the key features:

- · Multiple output compare modules in a device
- Programmable interrupt generation on compare event
- · Single and Dual Compare modes
- Single and continuous output pulse generation
- · Pulse-Width Modulation (PWM) mode
- Hardware-based PWM Fault detection and automatic output disable
- Programmable selection of 16-bit or 32-bit time bases.
- Can operate from either of two available 16-bit time bases or a single 32-bit time base.

FIGURE 16-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM



- **Note 1:** Where 'x' is shown, reference is made to the registers associated with the respective output compare channels 1 through 5.
  - 2: The OCFA pin controls the OC1-OC4 channels. The OCFB pin controls the OC5 channel.
  - 3: Each output compare channel can use one of two selectable 16-bit time bases or a single 32-bit timer base.

© 2009 Microchip Technology Inc. Preliminary DS61143F-page 79

# 17.0 SERIAL PERIPHERAL INTERFACE (SPI)

Note:

This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. Refer to the "PIC32MX Family Reference Manual" Section 23. "Serial Peripheral Interface (SPI)" (DS61106) for a detailed description of this peripheral.


The manual is available from the Microchip web site (www.Microchip.com/PIC32).

The SPI module is a synchronous serial interface useful for communicating with external peripherals and other microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, A/D converters, etc. The PIC32MX SPI module is compatible with Motorola® SPI and SIOP interfaces.

Following are some of the key features of this module:

- · Master and Slave Modes Support
- · Four Different Clock Formats
- · Framed SPI Protocol Support
- User Configurable 8-bit, 16-bit and 32-bit Data Width
- Separate SPI Data Registers for Receive and Transmit
- Programmable Interrupt Event on every 8-bit, 16-bit and 32-bit Data Transfer
- · Operation during CPU Sleep and Idle Mode
- Fast Bit Manipulation using CLR, SET and INV Registers

FIGURE 17-1: SPI MODULE BLOCK DIAGRAM



# 18.0 INTER-INTEGRATED CIRCUIT (I<sup>2</sup>C™)

Note:

This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. Refer to the "PIC32MX Family Reference Manual" Section 24. "Inter-Integrated Circuit (I<sup>2</sup>C)" (DS61116) for a detailed description of this peripheral. The manual is available from the Microchip web site (www.Microchip.com/PIC32).

The  $I^2C$  module provides complete hardware support for both Slave and Multi-Master modes of the  $I^2C$  serial communication standard. Figure 18-1 shows the  $I^2C$  module block diagram.

The PIC32MX3XX/4XX devices have up to two  $I^2C$  interface modules, denoted as I2C1 and I2C2. Each  $I^2C$  module has a 2-pin interface: the SCLx pin is clock and the SDAx pin is data.

Each  $I^2C$  module 'I2Cx' (x = 1 or 2) offers the following key features:

- I<sup>2</sup>C Interface Supporting both Master and Slave Operation.
- I<sup>2</sup>C Slave Mode Supports 7 and 10-bit Address.
- I<sup>2</sup>C Master Mode Supports 7 and 10-bit Address.
- I<sup>2</sup>C Port allows Bidirectional Transfers between Master and Slaves.
- Serial Clock Synchronization for I<sup>2</sup>C Port can be used as a Handshake Mechanism to Suspend and Resume Serial Transfer (SCLREL control).
- I<sup>2</sup>C Supports Multi-master Operation; Detects Bus Collision and Arbitrates Accordingly.
- · Provides Support for Address Bit Masking.

© 2009 Microchip Technology Inc. Preliminary DS61143F-page 83

 $I^2C^{TM}$  BLOCK DIAGRAM (x = 1 OR 2) **FIGURE 18-1:** Internal Data Bus I2CxRCV Read SCLx Shift Clock I2CxRSR LSB SDAx Address Match Write Match Detect I2CxMSK Read Write I2CxADD Read Start and Stop Bit Detect Write Start and Stop **I2CxSTAT** Bit Generation Control Logic Read Collision Write Detect **I2CxCON** Acknowledge Read Generation Clock Stretching Write **I2CxTRN** LSB Read Shift Clock Reload Control Write **BRG Down Counter I2CxBRG** Read **PBCLK** 

### **UNIVERSAL ASYNCHRONOUS** 19.0 RECEIVER TRANSMITTER (UART)

Note:

This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. Refer to the "PIC32MX Family Reference Manual" Section 21. "Universal Asynchronous Receiver Transmitter (UART)" (DS61107) for a detailed description of this peripheral. The manual is available from the Microchip


web site (www.Microchip.com/PIC32).


The UART module is one of the serial I/O modules available in PIC32MX3XX/4XX family devices. The UART is a full-duplex, asynchronous communication channel that communicates with peripheral devices and personal computers through protocols such as RS-232, RS-485, LIN 1.2 and IrDA®. The module also supports the hardware flow control option, with UxCTS and UxRTS pins, and also includes an IrDA encoder and decoder.

The primary features of the UART module are:

- Full-duplex. 8-bit or 9-bit data transmission
- · Even, odd or no parity options (for 8-bit data)
- · One or two Stop bits
- · Hardware auto-baud feature
- · Hardware flow control option
- · Fully integrated Baud Rate Generator (BRG) with 16-bit prescaler
- Baud rates ranging from 76 bps to 20 Mbps at 80
- · 4-level-deep First-In-First-Out (FIFO) Transmit Data Buffer
- 4-level-deep FIFO Receive Data Buffer
- Parity, framing and buffer overrun error detection
- · Support for interrupt only on address detect (9th
- Separate transmit and receive interrupts
- · Loopback mode for diagnostic support
- LIN 1.2 protocol support
- IrDA encoder and decoder with 16x baud clock output for external IrDA encoder/decoder support


Figure 19-1 shows a simplified block diagram of the UART.






**Preliminary** © 2009 Microchip Technology Inc. DS61143F-page 85


FIGURE 19-2: TRANSMISSION (8-BIT OR 9-BIT DATA)




### FIGURE 19-3: TWO CONSECUTIVE TRANSMISSIONS



#### **FIGURE 19-4: UART RECEPTION**



#### **FIGURE 19-5: UART RECEPTION WITH RECEIVE OVERRUN**



Note: This diagram shows 6 characters received without the user reading the input buffer. The 5th character received is held in the Receive Shift register. An overrun error occurs at the start of the 6th character.

**Preliminary** © 2009 Microchip Technology Inc. DS61143F-page 87

# 20.0 PARALLEL MASTER PORT (PMP)

Note:

This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. Refer to the "PIC32MX Family Reference Manual" Section 13. "Parallel Master Port (PMP)" (DS61128) for a detailed description of this peripheral. The manual is available from the Microchip web site (www.Microchip.com/PIC32).


The PMP is a parallel 8-bit/16-bit input/output module specifically designed to communicate with a wide variety of parallel devices, such as communications peripherals, LCDs, external memory devices, and microcontrollers. Because the interface to parallel peripherals varies significantly, the PMP module is highly configurable.

Key features of the PMP module include:

- · 8-bit.16-bit interface
- · Up to 16 programmable address lines
- · Up to two Chip Select lines
- · Programmable strobe options
  - Individual read and write strobes, or
  - Read/write strobe with enable strobe
- Address auto-increment/auto-decrement
- Programmable address/data multiplexing
- Programmable polarity on control signals
- · Parallel Slave Port support
  - Legacy addressable
  - Address support
  - 4-byte deep auto-incrementing buffer
- · Programmable Wait states
- · Operate during CPU Sleep and Idle modes
- Fast bit manipulation using CLR, SET and INV registers
- · Freeze option for in-circuit debugging

**Note:** On 64-pin devices, data pins PMD<15:8> are not available.

FIGURE 20-1: PMP MODULE PINOUT AND CONNECTIONS TO EXTERNAL DEVICES



# 21.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

Note:

This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. Refer to the "PIC32MX Family Reference Manual" Section 29. "Real-Time Clock and Calendar (RTCC)" (DS61125) for a detailed description of this peripheral.


The manual is available from the Microchip web site (www.Microchip.com/PIC32).

The PIC32MX RTCC module is intended for applications in which accurate time must be maintained for extended periods of time with minimal or no CPU intervention. Low-power optimization provides extended battery lifetime while keeping track of time.

Following are some of the key features of this module:

- · Time: Hours. Minutes and Seconds
- 24-Hour Format (Military Time)
- · Visibility of One-Half-Second Period
- Provides Calendar: Weekday, Date, Month and Year
- Alarm Intervals are configurable for Half of a Second, One Second, 10 Seconds, One Minute, 10 Minutes, One Hour, One Day, One Week, One Month and One Year
- · Alarm Repeat with Decrementing Counter
- · Alarm with Indefinite Repeat: Chime
- Year Range: 2000 to 2099
- · Leap Year Correction
- BCD Format for Smaller Firmware Overhead
- · Optimized for Long-Term Battery Operation
- Fractional Second Synchronization
- User Calibration of the Clock Crystal Frequency with Auto-Adjust
- Calibration Range: ±0.66 Seconds Error per Month
- Calibrates up to 260 ppm of Crystal Error
- Requirements: External 32.768 kHz Clock Crystal
- Alarm Pulse or Seconds Clock Output on RTCC pin





#### 22.0 10-BIT ANALOG-TO-DIGITAL **CONVERTER (ADC)**

Note:

This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. Refer to the "PIC32MX" Family Reference Manual" Section 17. "10-bit Analog-to-Digital Converter (ADC)" (DS61104) for detailed а description of this peripheral. The manual is available from the Microchip web site (www.Microchip.com/PIC32).

The PIC32MX3XX/4XX 10-bit Analog-to-Digital (A/D) converter (or ADC) includes the following features:

- Successive Approximation Register (SAR) conversion
- Up to 1000 kilo samples per second (ksps) conversion speed
- · Up to 16 analog input pins
- · External voltage reference input pins
- One unipolar, differential Sample-and-Hold Amplifier (SHA)
- · Automatic Channel Scan mode
- Selectable conversion trigger source
- 16-word conversion result buffer
- · Selectable Buffer Fill modes
- · Eight conversion result format options
- · Operation during CPU Sleep and Idle modes


A block diagram of the 10-bit ADC is shown in Figure 22-1. The 10-bit ADC has 16 analog input pins, designated AN0-AN15. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs may be shared with other analog input pins and may be common to other analog module references.

The analog inputs are connected through two multiplexers (MUXs) to one SHA. The analog input MUXs can be switched between two sets of analog inputs between conversions. Unipolar differential conversions are possible on all channels, other than the pin used as the reference, using a reference input pin (see Figure 22-1).


The Analog Input Scan mode sequentially converts user-specified channels. A control register specifies which analog input channels will be included in the scanning sequence.

The 10-bit ADC is connected to a 16-word result buffer. Each 10-bit result is converted to one of eight, 32-bit output formats when it is read from the result buffer.

#### **FIGURE 22-1:** ADC1 MODULE BLOCK DIAGRAM



### FIGURE 22-2: ADC CONVERSION CLOCK PERIOD BLOCK DIAGRAM



### 23.0 COMPARATOR

Note:

This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. Refer to the "PIC32MX Family Reference Manual" Section 19. "Comparator" (DS61110) for a detailed description of this peripheral.

The manual is available from the Microchip web site (www.Microchip.com/PIC32).


The PIC32MX3XX/4XX Analog Comparator module contains one or more comparator(s) that can be configured in a variety of ways.

Following are some of the key features of this module:

- · Selectable inputs available include:
  - Analog inputs multiplexed with I/O pins
  - On-chip internal absolute voltage reference (IVREF)
  - Comparator voltage reference (CVREF)
- · Outputs can be inverted
- · Selectable interrupt generation

A block diagram of the comparator module is shown in Figure 23-1.

### FIGURE 23-1: COMPARATOR BLOCK DIAGRAM



# 24.0 COMPARATOR VOLTAGE REFERENCE (CVREF)

Note: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. Refer to the "PIC32MX Family Reference Manual" Section 20. "Comparator Voltage Reference (CVREF)" (DS61109) for a detailed description of this peripheral. The manual is available from the Microchip web site (www.Microchip.com/PIC32).


The CVREF is a 16-tap, resistor ladder network that provides a selectable reference voltage. Although its primary purpose is to provide a reference for the analog comparators, it also may be used independently of them.

A block diagram of the module is shown in Figure 24-1. The resistor ladder is segmented to provide two ranges of voltage reference values and has a power-down function to conserve power when the reference is not being used. The module's supply reference can be provided from either device VDD/Vss or an external voltage reference. The CVREF output is available for the comparators and typically available for pin output.

The comparator voltage reference has the following features:

- · High and low range selection
- · Sixteen output levels available for each range
- Internally connected to comparators to conserve device pins
- · Output can be connected to a pin

FIGURE 24-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM



© 2009 Microchip Technology Inc. Preliminary DS61143F-page 97

### 25.0 POWER-SAVING FEATURES

Note:

This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. Refer to the "PIC32MX Family Reference Manual" Section 10. "Power-Saving Features" (DS61130) for a detailed description of this peripheral. The manual is available from the Microchip web site (www.Microchip.com/PIC32).

This section describes power saving for the PIC32MX3XX/4XX. The PIC32MX devices offer a total of nine methods and modes that are organized into two categories that allow the user to balance power consumption with device performance. In all of the methods and modes described in this section, power saving is controlled by software.

### 25.1 Power Saving with CPU Running

When the CPU is running, power consumption can be controlled by reducing the CPU clock frequency, lowering the PBCLK, and by individually disabling modules. These methods are grouped into the following modes:

- FRC Run mode: the CPU is clocked from the FRC clock source with or without postscalers.
- LPRC Run mode: the CPU is clocked from the LPRC clock source.
- SOSC Run mode: the CPU is clocked from the SOSC clock source.
- Peripheral Bus Scaling mode: peripherals are clocked at programmable fraction of the CPU clock (SYSCLK).

#### 25.2 CPU Halted Methods

The device supports two power-saving modes, Sleep and Idle, both of which halt the clock to the CPU. These modes operate with all clock sources, as listed below:

- POSC Idle Mode: the system clock is derived from the POSC. The system clock source continues to operate.
  - Peripherals continue to operate, but can optionally be individually disabled.
- FRC Idle Mode: the system clock is derived from the FRC with or without postscalers. Peripherals continue to operate, but can optionally be individually disabled.
- SOSC Idle Mode: the system clock is derived from the SOSC. Peripherals continue to operate, but can optionally be individually disabled.
- LPRC Idle Mode: the system clock is derived from the LPRC.

Peripherals continue to operate, but can optionally be individually disabled. This is the lowest power mode for the device with a clock running.

 Sleep Mode: the CPU, the system clock source, and any peripherals that operate from the system clock source, are halted.

Some peripherals can operate in Sleep using specific clock sources. This is the lowest power mode for the device.

### 25.3 Power-Saving Operation

The purpose of all power saving is to reduce power consumption by reducing the device clock frequency. To achieve this, low-frequency clock sources can be selected. In addition, the peripherals and CPU can be halted or disabled to further reduce power consumption.

#### 25.3.1 SLEEP MODE

Sleep mode has the lowest power consumption of the device Power-Saving operating modes. The CPU and most peripherals are halted. Select peripherals can continue to operate in Sleep mode and can be used to wake the device from Sleep. See individual peripheral module sections for descriptions of behavior in Sleep.

Sleep mode includes the following characteristics:

- · The CPU is halted.
- The system clock source is typically shut down.
   See Section 25.4 "Peripheral Bus Scaling Method" for specific information.
- There can be a wake-up delay based on the oscillator selection.
- The Fail-Safe Clock Monitor (FSCM) does not operate during Sleep mode.
- The BOR circuit, if enabled, remains operative during Sleep mode.
- The WDT, if enabled, is not automatically cleared prior to entering Sleep mode.
- Some peripherals can continue to operate in Sleep mode. These peripherals include I/O pins that detect a change in the input signal, WDT, ADC, UART, and peripherals that use an external clock input or the internal LPRC oscillator, e.g., RTCC and Timer 1.
- I/O pins continue to sink or source current in the same manner as they do when the device is not in Sleep.
- The USB module can override the disabling of the POSC or FRC. Refer to the USB section for specific details.
- Some modules can be individually disabled by software prior to entering Sleep in order to further reduce consumption.

The processor will exit, or 'wake-up', from Sleep on one of the following events:

- On any interrupt from an enabled source that is operating in Sleep. The interrupt priority must be greater than the current CPU priority.
- · On any form of device Reset.
- · On a WDT time-out. See Section 26.2 "Watchdog Timer (WDT)".

If the interrupt priority is lower than or equal to current priority, the CPU will remain halted, but the PBCLK will start running and the device will enter into Idle mode.

Note: There is no FRZ mode for this module.

#### 25.4 Peripheral Bus Scaling Method

Most of the peripherals on the device are clocked using the PBCLK. The peripheral bus can be scaled relative to the SYSCLK to minimize the dynamic power consumed by the peripherals. The PBCLK divisor is controlled by PBDIV<1:0> (OSCCON<20:19>), allowing SYSCLK-to-PBCLK ratios of 1:1, 1:2, 1:4, and 1:8. All peripherals using PBCLK are affected when the divisor is changed. Peripherals such as the Interrupt Controller, DMA, Bus Matrix, and Prefetch Cache are clocked directly from SYSCLK, as a result, they are not affected by PBCLK divisor changes.

Most of the peripherals on the device are clocked using the PBCLK. The peripheral bus can be scaled relative to the SYSCLK to minimize the dynamic power consumed by the peripherals. The PBCLK divisor is controlled by PBDIV<1:0> (OSCCON<20:19>), allowing SYSCLK-to-PBCLK ratios of 1:1, 1:2, 1:4, and 1:8. All peripherals using PBCLK are affected when the divisor is changed. Peripherals such as USB, Interrupt Controller, DMA, Bus Matrix, and Prefetch Cache are clocked directly from SYSCLK, as a result, they are not affected by PBCLK divisor changes

Changing the PBCLK divisor affects:

- · The CPU to peripheral access latency. The CPU has to wait for next PBCLK edge for a read to complete. In 1:8 mode this results in a latency of one to seven SYSCLKs.
- The power consumption of the peripherals. Power consumption is directly proportional to the frequency at which the peripherals are clocked. The greater the divisor, the lower the power consumed by the peripherals.

To minimize dynamic power the PB divisor should be chosen to run the peripherals at the lowest frequency that provides acceptable system performance. When selecting a PBCLK divider, peripheral clock requirements such as baud rate accuracy should be taken into account. For example, the UART peripheral may not be able to achieve all baud rate values at some PBCLK divider depending on the SYSCLK value.

#### 25.5 Idle Mode

In the Idle mode, the CPU is halted but the System clock (SYSCLK) source is still enabled. This allows peripherals to continue operation when the CPU is halted. Peripherals can be individually configured to halt when entering Idle by setting their respective SIDL bit. Latency when exiting Idle mode is very low due to the CPU oscillator source remaining active.

Notes: Changing the PBCLK divider requires recalculation of peripheral timing. For example, assume the UART is configured for 9600 baud with a PB clock ratio of 1:1 and a POSC of 8 MHz. When the PB clock divisor of 1:2 is used, the input frequency to the baud clock is cut in half; therefore, the baud rate is reduced to 1/2 its former value. Due to numeric truncation in calculations (such as the baud rate divisor), the actual baud rate may be a tiny percentage different than expected. For this reason, any timing calculation required for a peripheral should be performed with the new PB clock frequency instead of scaling the previous value based on a change in PB divisor ratio.

> Oscillator start-up and PLL lock delays are applied when switching to a clock source that was disabled and that uses a crystal and/or the PLL. For example, assume the clock source is switched from POSC to LPRC just prior to entering Sleep in order to save power. No oscillator start-up delay would be applied when exiting Idle. However, when switching back to POSC, the appropriate PLL and or oscillator startup/lock delays would be applied.

The device enters Idle mode when the SLPEN (OSCCON<4>) bit is clear and a WAIT instruction is executed.

The processor will wake or exit from Idle mode on the following events:

- · On any interrupt event for which the interrupt source is enabled. The priority of the interrupt event must be greater than the current priority of CPU. If the priority of the interrupt event is lower than or equal to current priority of CPU, the CPU will remain halted and the device will remain in Idle mode.
- · On any source of device Reset.
- On a WDT time-out interrupt. See Section 26.2 "Watchdog Timer (WDT)".

### 26.0 SPECIAL FEATURES

Note:

This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. Refer to the "PIC32MX Family Reference Manual" (DS61132) for detailed descriptions of these features. The manual is available from the Microchip web site (www.Microchip.com/PIC32).

PIC32MX3XX/4XX devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- · Flexible Device Configuration
- · Watchdog Timer
- JTAG Interface
- In-Circuit Serial Programming (ICSP)

## 26.1 Configuration Bits

The Configuration bits can be programmed to select various device configurations.

#### REGISTER 26-1: DEVCFG0: DEVICE CONFIGURATION WORD 0

r-0	r-1	r-1	R/P-1	r-1	r-1	r-1	R/P-1
_	_	_	CP	_	_	_	BWP
bit 31							bit 24

r-1	r-1	r-1	r-1	R/P-1	R/P-1	R/P-1	R/P-1	
_	_	_	_	PWP<7:4>				
bit 23				bit 1				

R/P-1	R/P-1	R/P-1	R/P-1	r-1	r-1	r-1	r-1
	PWP<	<3:0>		_	_	_	_
bit 15							bit 8

r-1	r-1	r-1	r-1	R/P-1	r-1	R/P-1	R/P-1
_	_	_	_	ICESEL	_	DEBUG<1:0>	
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit P = Programmable bit r = Reserved bit

U = Unimplemented bit -n = Bit Value at POR: ('0', '1', x = Unknown)

bit 31 Reserved: Write '0'
bit 30-29 Reserved: Write '1'
bit 28 CP: Code-Protect bit

Prevents boot and program Flash memory from being read or modified by an external

programming device.

1 = Protection disabled
0 = Protection enabled

bit 27-25 **Reserved:** Write '1'

### **DEVCFG0: DEVICE CONFIGURATION WORD 0 (CONTINUED)** REGISTER 26-1: bit 24 **BWP:** Boot Flash Write-Protect bit Prevents boot Flash memory from being modified during code execution. 1 = Boot Flash is writable 0 = Boot Flash is not writable bit 23-20 Reserved: Write '1' bit 19-12 PWP<7:0>: Program Flash Write-Protect bits Prevents selected program Flash memory pages from being modified during code execution. The PWP bits represent the one's compliment of the number of write protected program Flash memory pages. 11111111 = Disabled 111111110 = 0xBD00 0FFF 11111101 = 0xBD00\_1FFF 111111100 **= 0xBD00\_2FFF** 11111011 = 0xBD00 3FFF 11111010 = 0xBD00 4FFF 111111001 = 0xBD00 5FFF11111000 = 0xBD00 6FFF 11110111 = 0xBD00 7FFF 11110110 = 0xBD00 8FFF 11110101 = **0xBD00 9FFF** 11110100 = 0xBD00\_AFFF 11110011 = 0xBD00 BFFF11110010 = 0xBD00 CFFF 11110001 = 0xBD00 DFFF 11110000 **= 0xBD00\_EFFF** 11101111 = 0xBD00 FFFF 01111111 = 0xBD07 FFFF bit 11-4 Reserved: Write '1' bit 3 ICESEL: In-Circuit Emulator/Debugger Communication Channel Select bit

- 1 = PGEC2/PGED2 pair is used0 = PGEC1/PGED1 pair is used
- bit 2 Reserved: Write '1'
- bit 1-0 **DEBUG<1:0>:** Background Debugger Enable bits (forced to '11' if code-protect is enabled)
  - 11 = Debugger disabled
  - 10 = Debugger enabled
  - 01 = Reserved (same as '11' setting)
  - 00 = Reserved (same as '11' setting)

## REGISTER 26-2: DEVCFG1: DEVICE CONFIGURATION WORD 1

r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
_	_	_	_	_	_	_	_
bit 31							bit 24

R/P-1	r-1	r-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
FWDTEN	_	_			WDTPS<4:0>		
bit 23							bit 16

R/P-1	R/P-1	R/P-1	R/P-1	r-1	R/P-1	R/P-1	R/P-1	
FCKSM	И<1:0>	FPBDI	V<1:0>	_	OSCIOFNC	POSCN	1D<1:0>	
bit 15		•						

R/P-1	r-1	R/P-1	r-1	r-1	R/P-1	R/P-1	R/P-1
IESO	_	FSOSCEN	_	_		FNOSC<2:0>	
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit P = Programmable bit r = Reserved bit

U = Unimplemented bit -n = Bit Value at POR: ('0', '1', x = Unknown)

bit 31-24 Reserved: Write '1'

bit 23 FWDTEN: Watchdog Timer Enable bit

1 = The WDT is enabled and cannot be disabled by software 0 = The WDT is not enabled; it can be enabled in software

bit 22-21 Reserved: Write '1'

bit 20-16 WDTPS<4:0>: Watchdog Timer Postscale Select bits

10100 = 1:1048576

10011 **= 1:524288** 

10010 = 1:262144

10001 = 1:131072

10000 **= 1:65536** 

01111 **= 1:32768** 

01110 = 1:16384

01101 = 1:8192

01100 = 1:4096

01011 = 1:2048

01010 = 1:1024

01001 = 1:512

01000 **= 1:256** 

00111 = 1:128

00110 = 1:64

00101 = 1:32

00100 = 1:16

00011 = 1:800010 = 1:4

00001 = 1:2

00000 = 1:1

All other combinations not shown result in operation = '10100'

<b>REGISTER 20</b>	6-2: DEVCFG1: DEVICE CONFIGURATION WORD 1 (CONTINUED)
bit 15-14	FCKSM<1:0>: Clock Switching and Monitor Selection Configuration bits
	<ul> <li>1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled</li> <li>1 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled</li> <li>2 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled</li> </ul>
bit 13-12	FPBDIV<1:0>: Peripheral Bus Clock Divisor Default Value bits  11 = PBCLK is SYSCLK divided by 8  10 = PBCLK is SYSCLK divided by 4  01 = PBCLK is SYSCLK divided by 2  00 = PBCLK is SYSCLK divided by 1
bit 11	Reserved: Write '1'
bit 10	OSCIOFNC: CLKO Enable Configuration bit
	<ul> <li>1 = CLKO output signal active on the OSCO pin; primary oscillator must be disabled or configured for the External Clock mode (EC) for the CLKO to be active (POSCMD&lt;1:0&gt; = 11 OR 00)</li> <li>0 = CLKO output disabled</li> </ul>
bit 9-8	POSCMD<1:0>: Primary Oscillator Configuration bits
	11 = Primary oscillator disabled 10 = HS oscillator mode selected 01 = XT oscillator mode selected 00 = External clock mode selected
bit 7	IESO: Internal External Switchover bit
	<ul><li>1 = Internal External Switchover mode enabled (Two-Speed Start-up enabled)</li><li>0 = Internal External Switchover mode disabled (Two-Speed Start-up disabled)</li></ul>
bit 6	Reserved: Write '1'
bit 5	FSOSCEN: Secondary Oscillator Enable bit
	<ul><li>1 = Enable Secondary Oscillator</li><li>0 = Disable Secondary Oscillator</li></ul>
bit 4-3	Reserved: Write '1'
bit 2-0	FNOSC<2:0>: Oscillator Selection bits
	000 = Fast RC Oscillator (FRC) 001 = Fast RC Oscillator with divide-by-N with PLL module (FRCDIV+PLL) 010 = Primary Oscillator (XT, HS, EC) <sup>(1)</sup> 011 = Primary Oscillator with PLL module (XT+PLL, HS+PLL, EC+PLL) 100 = Secondary Oscillator (SOSC) 101 = Low-Power RC Oscillator (LPRC) 110 = FRCDIV16 Fast RC Oscillator with fixed divide-by-16 postscaler 111 = Fast RC Oscillator with divide-by-N (FRCDIV)  Note 1: Do not disable POSC (POSCMD = 00) when using this oscillator source.
	25 25 250 (1 550 M) which using this oscillator source.

### REGISTER 26-3: DEVCFG2: DEVICE CONFIGURATION WORD 2

r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
_	_	_	_	_	_	_	_
bit 31							bit 24

r-1	r-1	r-1	r-1	r-1	R/P-1	R/P-1	R/P-1
_	_	_	_	_	F	PLLODIV<2:0	>
bit 23							bit 16

R/P-1	r-1	r-1	r-1	r-1	R/P-1	R/P-1	R/P-1
FUPLLEN	_	_	_	_	F	UPLLIDIV<2:0	>
bit 15							bit 8

r-1	R/P-1	R/P-1	R/P-1	r-1	R/P-1	R/P-1	R/P-1
_	F	FPLLMULT<2:0	>	_	F	PLLIDIV<2:0	>
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit P = Programmable bit r = Reserved bit

U = Unimplemented bit -n = Bit Value at POR: ('0', '1', x = Unknown)

bit 31-19 Reserved: Write '1'

bit 18-16 FPLLODIV[2:0]: Default Postscaler for PLL bits

111 = PLL output divided by 256

110 = PLL output divided by 64

101 = PLL output divided by 32

100 = PLL output divided by 16

011 = PLL output divided by 8

010 = PLL output divided by 4

001 = PLL output divided by 2

000 = PLL output divided by 1

bit 15 **FUPLLEN:** USB PLL Enable bit

1 = Enable USB PLL

0 = Disable and bypass USB PLL

bit 14-11 **Reserved:** Write '1'

bit 10-8 **FUPLLIDIV[2:0]:** PLL Input Divider bits

111 = **12x** divider

110 = 10x divider

101 **= 6x divider** 

100 = 5x divider

011 = 4x divider

010 = 3x divider

010 = 3x divider

001 = 2x divider 000 = 1x divider

bit 7 Reserved: Write '1'

### REGISTER 26-3: DEVCFG2: DEVICE CONFIGURATION WORD 2 (CONTINUED)

bit 6-4 **FPLLMULT[2:0]:** PLL Multiplier bits

111 = 24x multiplier

110 = 21x multiplier

101 = 20x multiplier

100 = 19x multiplier

011 = 18x multiplier

010 = 17x multiplier

001 = 16x multiplier

000 = 15x multiplier

bit 3 **Reserved:** Write '1'

bit 2-0 FPLLIDIV[2:0]: PLL Input Divider bits

111 **= 12x** divider

110 = 10x divider

101 **= 6x divider** 

100 **= 5x divider** 

011 = 4x divider

010 = 3x divider 001 = 2x divider

000 = 1x divider

#### REGISTER 26-4: DEVCFG3: DEVICE CONFIGURATION WORD 3

r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
_	_	_	_	_	_	_	_
bit 31							bit 24

r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
_	_	_	_	_	_	_	_
bit 23							bit 16

R/P-x	R/P-x	R/P-x	R/P-x	R/P-x	R/P-x	R/P-x	R/P-x		
USERID<15:8>									
bit 15									

R/P-x	R/P-x	R/P-x	R/P-x	R/P-x	R/P-x	R/P-x	R/P-x		
USERID<7:0>									
bit 7							bit 0		

Legend:

 $R = Readable \ bit$   $W = Writable \ bit$   $P = Programmable \ bit$   $r = Reserved \ bit$ 

U = Unimplemented bit -n = Bit Value at POR: ('0', '1', x = Unknown)

bit 31-16 Reserved: Write '1'

bit 15-0 USERID<15:0>: This is a 16-bit value that is user defined and is readable via ICSP™ and JTAG

### REGISTER 26-5: DEVID: DEVICE AND REVISION ID REGISTER

R	R	R	R	R	R	R	R
	VER<	<3:0>			DEVID-	<27:24>	
bit 31							bit 24

R	R	R	R	R	R	R	R
			DEVID<	23:16>			
bit 23							bit 16

R	R	R	R	R	R	R	R
			DEVID<	:15:8>			
bit 15							bit 8

R	R	R	R	R	R	R	R
			DEVID	<7:0>			
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit P = Programmable bit r = Reserved bit

U = Unimplemented bit -n = Bit Value at POR: ('0', '1', x = Unknown)

bit 31-28 **VER<3:0>:** Revision Identifier bits<sup>(1)</sup>

bit 27-0 **DEVID<27:0>:** Device ID<sup>(1)</sup>

Note: See the PIC32MX Programming Specification for a list of Revision and Device ID values.

### 26.2 Watchdog Timer (WDT)


This section describes the operation of the WDT and Power-Up Timer of the PIC32MX3XX/4XX.

The WDT, when enabled, operates from the internal Low-Power Oscillator (LPRC) clock source and can be used to detect system software malfunctions by resetting the device if the WDT is not cleared periodically in software. Various WDT time-out periods can be selected using the WDT postscaler. The WDT can also be used to wake the device from Sleep or Idle mode.

The following are some of the key features of the WDT module:

- · Configuration or software controlled
- · User-configurable time-out period
- · Can wake the device from Sleep or Idle

FIGURE 26-1: WATCHDOG AND POWER-UP TIMER BLOCK DIAGRAM



### 26.3 On-Chip Voltage Regulator

All PIC32MX3XX/4XX device's core and digital logic are designed to operate at a nominal 1.8V. To simplify system designs, most devices in the PIC32MX3XX/4XX incorporate an on-chip regulator providing the required core logic voltage from VDD.

The internal 1.8V regulator is controlled by the ENVREG pin. Tying this pin to VDD enables the regulator, which in turn provides power to the core. A low ESR capacitor (such as tantalum) must be connected to the VDDCORE/VCAP pin (Figure 26-2). This helps to maintain the stability of the regulator. The recommended value for the filer capacitor is provided in **Section 28.1 "DC Characteristics"**.

**Note:** It is important that the low ESR capacitor is placed as close as possible to the VDDCORE/VCAP pin.

Tying the ENVREG pin to Vss disables the regulator. In this case, separate power for the core logic at a nominal 1.8V must be supplied to the device on the VDDCORE/VCAP pin.

Alternately, the VDDCORE/VCAP and VDD pins can be tied together to operate at a lower nominal voltage. Refer to Figure 26-2 for possible configurations.

### 26.3.1 ON-CHIP REGULATOR AND POR

When the voltage regulator is enabled, it takes fixed delay for it to generate output. During this time, designated as TPU, code execution is disabled. TPU is applied every time the device resumes operation after any power-down, including Sleep mode.

If the regulator is disabled, a separate Power-Up Timer (PWRT) is automatically enabled. The PWRT adds a fixed delay of TPWRT at device start-up. See **Section 28.0 "Electrical Characteristics"** for more information on TPU AND TPWRT.


### 26.3.2 ON-CHIP REGULATOR AND BOR

When the on-chip regulator is enabled, PIC32MX3XX/4XX devices also have a simple brownout capability. If the voltage supplied to the regulator is inadequate to maintain a regulated level, the regulator Reset circuitry will generate a Brown-out Reset. This event is captured by the BOR flag bit (RCON<1>). The brown-out voltage levels are specific in **Section 28.1** "**DC Characteristics**".

### 26.3.3 POWER-UP REQUIREMENTS

The on-chip regulator is designed to meet the power-up requirements for the device. If the application does not use the regulator, then strict power-up conditions must be adhered to. While powering up, VDDCORE must never exceed VDD by 0.3 volts.

### FIGURE 26-2: CONNECTIONS FOR THE ON-CHIP REGULATOR




### 26.4 Programming and Diagnostics

PIC32MX3XX/4XX devices provide a complete range of programming and diagnostic features that can increase the flexibility of any application using them. These features allow system designers to include:

- Simplified field programmability using two-wire In-Circuit Serial Programming™ (ICSP™) interfaces
- · Debugging using ICSP
- Programming and debugging capabilities using the EJTAG extension of JTAG
- JTAG boundary scan testing for device and board diagnostics

PIC32MX devices incorporate two programming and diagnostic modules, and a trace controller, that provide a range of functions to the application developer.

FIGURE 26-3: BLOCK DIAGRAM OF PROGRAMMING, DEBUGGING, AND TRACE PORTS



### REGISTER 26-6: DDPCON: DEBUG DATA PORT CONTROL REGISTER

r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_	_	_	_	_	_	_	
bit 31							bit 24

r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_	_	_	_	_	_	_	_
bit 23							bit 16

r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_	_	_	_	_	_	_	_
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	r-x	r-x
DDPUSB	DDPU1	DDPU2	DDPSPI1	JTAGEN	TROEN	_	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit P = Programmable bit r = Reserved bit

U = Unimplemented bit -n = Bit Value at POR: ('0', '1', x = Unknown)

bit 31-8 Reserved: Write '0'; ignore read

bit 7 DDPUSB: Debug Data Port Enable for USB bit

1 = USB peripheral ignores USBFRZ (U1CNFG1<5>) setting

0 = USB peripheral follows USBFRZ setting.

bit 6 **DDPU1:** Debug Data Port Enable for UART1 bit

1 = UART1 peripheral ignores FRZ (U1MODE<14>) setting

0 = UART1 peripheral follows FRZ setting

bit 5 DDPU2: Debug Data Port Enable for UART2 bit

1 = UART2 peripheral ignores FRZ (U2MODE<14) setting

0 = UART2 peripheral follows FRZ setting

bit 4 DDPSPI1: Debug Data Port Enable for SPI1 bit

1 = SPI1 peripheral ignores FRZ (SPI1CON<14>) setting

0 = SPI1 peripheral follows FRZ setting

bit 3 JTAGEN: JTAG Port Enable bit

1 = Enable JTAG Port0 = Disable JTAG Port

bit 2 TROEN: Trace Output Enable bit

1 = Enable Trace Port0 = Disable Trace Port

bit 1-0 Reserved: Write '1'; ignore read

NOTES:

### 27.0 INSTRUCTION SET

The PIC32MX3XX/4XX family instruction set complies with the MIPS32 Release 2 instruction set architecture. PIC32MX does not support the following features:

- · CoreExtend instructions
- · Coprocessor 1 instructions
- · Coprocessor 2 instructions

Table 27-1 provides a summary of the instructions that are implemented by the PIC32MX3XX/4XX family core.

Note: Refer to "MIPS32® Architecture for Programmers Volume II: The MIPS32® Instruction Set" at www.mips.com for more information.

### TABLE 27-1: MIPS32® INSTRUCTION SET

Instruction	Description	Function
ADD	Integer Add	Rd = Rs + Rt
ADDI	Integer Add Immediate	Rt = Rs + Immed
ADDIU	Unsigned Integer Add Immediate	$Rt = Rs +_{U} Immed$
ADDU	Unsigned Integer Add	$Rd = Rs +_{U} Rt$
AND	Logical AND	Rd = Rs & Rt
ANDI	Logical AND Immediate	$Rt = Rs \& (0_{16} \mid \mid Immed)$
В	Unconditional Branch (Assembler idiom for: BEQ r0, r0, offset)	PC += (int)offset
BAL	Branch and Link (Assembler idiom for: BGEZAL r0, offset)	<pre>GPR[31] = PC + 8 PC += (int)offset</pre>
BEQ	Branch On Equal	<pre>if Rs == Rt   PC += (int)offset</pre>
BEQL	Branch On Equal Likely <sup>(1)</sup>	<pre>if Rs == Rt   PC += (int)offset else   Ignore Next Instruction</pre>
BGEZ	Branch on Greater Than or Equal To Zero	<pre>if !Rs[31]   PC += (int)offset</pre>
BGEZAL	Branch on Greater Than or Equal To Zero And Link	<pre>GPR[31] = PC + 8 if !Rs[31]   PC += (int)offset</pre>
BGEZALL	Branch on Greater Than or Equal To Zero And Link Likely <sup>(1)</sup>	<pre>GPR[31] = PC + 8 if !Rs[31]   PC += (int)offset else   Ignore Next Instruction</pre>
BGEZL	Branch on Greater Than or Equal To Zero Likely <sup>(1)</sup>	<pre>if !Rs[31]   PC += (int)offset else   Ignore Next Instruction</pre>
BGTZ	Branch on Greater Than Zero	if !Rs[31] && Rs != 0 PC += (int)offset
BGTZL	Branch on Greater Than Zero Likely <sup>(1)</sup>	<pre>if !Rs[31] &amp;&amp; Rs != 0   PC += (int)offset else   Ignore Next Instruction</pre>
BLEZ	Branch on Less Than or Equal to Zero	if Rs[31]    Rs == 0 PC += (int)offset

Note 1: This instruction is deprecated and should not be used.

TABLE 27-1: MIPS32<sup>®</sup> INSTRUCTION SET (CONTINUED)

TABLE 27-1:	MIPS32® INSTRUCTION SET (CONTINUED)	
Instruction	Description	Function
BLEZL	Branch on Less Than or Equal to Zero Likely <sup>(1)</sup>	<pre>if Rs[31]    Rs == 0    PC += (int)offset else    Ignore Next Instruction</pre>
BLTZ	Branch on Less Than Zero	<pre>if Rs[31]   PC += (int)offset</pre>
BLTZAL	Branch on Less Than Zero And Link	<pre>GPR[31] = PC + 8 if Rs[31]   PC += (int)offset</pre>
BLTZALL	Branch on Less Than Zero And Link Likely <sup>(1)</sup>	<pre>GPR[31] = PC + 8 if Rs[31]   PC += (int)offset else   Ignore Next Instruction</pre>
BLTZL	Branch on Less Than Zero Likely <sup>(1)</sup>	<pre>if Rs[31]   PC += (int)offset else   Ignore Next Instruction</pre>
BNE	Branch on Not Equal	<pre>if Rs != Rt PC += (int)offset</pre>
BNEL	Branch on Not Equal Likely <sup>(1)</sup>	<pre>if Rs != Rt   PC += (int)offset else   Ignore Next Instruction</pre>
BREAK	Breakpoint	Break Exception
CLO	Count Leading Ones	Rd = NumLeadingOnes(Rs)
CLZ	Count Leading Zeroes	Rd = NumLeadingZeroes(Rs)
DERET	Return from Debug Exception	PC = DEPC Exit Debug Mode
DI	Atomically Disable Interrupts	Rt = Status; Status <sub>IE</sub> = 0
DIV	Divide	LO = (int)Rs / (int)Rt HI = (int)Rs % (int)Rt
DIVU	Unsigned Divide	LO = (uns)Rs / (uns)Rt HI = (uns)Rs % (uns)Rt
ЕНВ	Execution Hazard Barrier	Stop instruction execution until execution hazards are cleared
EI	Atomically Enable Interrupts	Rt = Status; Status $_{IE}$ = 1
ERET	Return from Exception	<pre>if Status<sub>ERL</sub>     PC = ErrorEPC else     PC = EPC     Status<sub>EXL</sub> = 0 Status<sub>ERL</sub> = 0 LL = 0</pre>
EXT	Extract Bit Field	<pre>Rt = ExtractField(Rs, pos, size)</pre>
INS	Insert Bit Field	<pre>Rt = InsertField(Rs, Rt, pos, size)</pre>
J	Unconditional Jump	PC = PC[31:28]    offset<<2
		•

Note 1: This instruction is deprecated and should not be used.

TABLE 27-1: MIPS32<sup>®</sup> INSTRUCTION SET (CONTINUED)

TABLE 27-1:	MIPS32® INSTRUCTION SET (CONTINUED)				
Instruction	Description	Function			
JAL	Jump and Link	GPR[31] = PC + 8 PC = PC[31:28]    offset<<2			
JALR	Jump and Link Register	Rd = PC + 8 PC = Rs			
JALR.HB	Jump and Link Register with Hazard Barrier	Like JALR, but also clears execution and instruction hazards			
JR	Jump Register	PC = Rs			
JR.HB	Jump Register with Hazard Barrier	Like JR, but also clears execution and instruction hazards			
LB	Load Byte	Rt = (byte)Mem[Rs+offset]			
LBU	Unsigned Load Byte	<pre>Rt = (ubyte))Mem[Rs+offset]</pre>			
LH	Load Halfword	<pre>Rt = (half)Mem[Rs+offset]</pre>			
LHU	Unsigned Load Halfword	Rt = (uhalf) Mem[Rs+offset]			
LL	Load Linked Word	<pre>Rt = Mem[Rs+offset&gt; LLbit = 1 LLAdr = Rs + offset</pre>			
LUI	Load Upper Immediate	Rt = immediate << 16			
LW	Load Word	<pre>Rt = Mem[Rs+offset]</pre>			
LWPC	Load Word, PC relative	<pre>Rt = Mem[PC+offset]</pre>			
LWL	Load Word Left	Re = Re MERGE Mem[Rs+offset]			
LWR	Load Word Right	Re = Re MERGE Mem[Rs+offset]			
MADD	Multiply-Add	HI   LO += (int)Rs * (int)Rt			
MADDU	Multiply-Add Unsigned	HI   LO += (uns)Rs * (uns)Rt			
MFC0	Move From Coprocessor 0	Rt = CPR[0, Rd, sel]			
MFHI	Move From HI	Rd = HI			
MFLO	Move From LO	Rd = LO			
MOVN	Move Conditional on Not Zero	if Rt ¼ 0 then Rd = Rs			
MOVZ	Move Conditional on Zero	if Rt = 0 then Rd = Rs			
MSUB	Multiply-Subtract	HI   LO -= (int)Rs * (int)Rt			
MSUBU	Multiply-Subtract Unsigned	HI   LO -= (uns)Rs * (uns)Rt			
MTC0	Move To Coprocessor 0	CPR[0, n, Sel] = Rt			
MTHI	Move To HI	HI = Rs			
MTLO	Move To LO	LO = Rs			
MUL	Multiply with register write	HI   LO =Unpredictable Rd = ((int)Rs * (int)Rt) <sub>310</sub>			
MULT	Integer Multiply	HI   LO = (int)Rs * (int)Rd			
MULTU	Unsigned Multiply	HI   LO = (uns)Rs * (uns)Rd			
NOP	No Operation (Assembler idiom for: SLL r0, r0, r0)				
NOR	Logical NOR	Rd = ~(Rs   Rt)			
OR	Logical OR	Rd = Rs   Rt			
ORI	Logical OR Immediate	Rt = Rs   Immed			
RDHWR	Read Hardware Register (if enabled by HWRE <sub>na</sub> Register)	Re = HWR[Rd]			

Note 1: This instruction is deprecated and should not be used.

TABLE 27-1: MIPS32<sup>®</sup> INSTRUCTION SET (CONTINUED)

Instruction	Description	Function
RDPGPR	Read GPR from Previous Shadow Set	Rt = SGPR[SRSCtl <sub>PSS</sub> , Rd]
ROTR	Rotate Word Right	$Rd = Rt_{sa-10} \mid \mid Rt_{31sa}$
ROTRV	Rotate Word Right Variable	$Rd = Rt_{Rs-10} \mid \mid Rt_{31Rs}$
SB	Store Byte	(byte) Mem[Rs+offset] = Rt
SC	Store Conditional Word	if LL <sub>bit</sub> = 1
		mem[Rs+offset> = Rt
		Rt = LL <sub>bit</sub>
SDBBP	Software Debug Break Point	Trap to SW Debug Handler
SEB	Sign-Extend Byte	Rd = SignExtend (Rs-70)
SEH	Sign-Extend Half	Rd = SignExtend (Rs-150)
SH	Store Half	(half)Mem[Rs+offset> = Rt
SLL	Shift Left Logical	Rd = Rt << sa
SLLV	Shift Left Logical Variable	Rd = Rt << Rs[4:0]
SLT	Set on Less Than	if (int)Rs < (int)Rt
		Rd = 1 else
		Rd = 0
SLTI	Set on Less Than Immediate	if (int)Rs < (int)Immed
		Rt = 1
		else
	Out and a second second second	Rt = 0
SLTIU	Set on Less Than Immediate Unsigned	<pre>if (uns)Rs &lt; (uns)Immed Rt = 1</pre>
		else
		Rt = 0
SLTU	Set on Less Than Unsigned	if (uns)Rs < (uns)Immed
		Rd = 1
		else Rd = 0
SRA	Shift Right Arithmetic	Rd = (int)Rt >> sa
SRAV	Shift Right Arithmetic Variable	Rd = (int)Rt >> Rs[4:0]
SRL	Shift Right Logical	Rd = (uns)Rt >> sa
SRLV	Shift Right Logical Variable	Rd = (uns)Rt >> Rs[4:0]
SSNOP	Superscalar Inhibit No Operation	NOP
SUB	Integer Subtract	Rt = (int)Rs - (int)Rd
SUBU	Unsigned Subtract	Rt = (uns)Rs - (uns)Rd
SW	Store Word	Mem[Rs+offset] = Rt
SWL	Store Word Left	Mem[Rs+offset] = Rt
SWR	Store Word Right	Mem[Rs+offset] = Rt
SYNC	Synchronize	Orders the cached coherent and
SINC	Cynonical	uncached loads and stores for access to
		the shared memory
SYSCALL	System Call	SystemCallException
TEQ	Trap if Equal	if Rs == Rt
		TrapException
TEQI	Trap if Equal Immediate	if Rs == (int) Immed
		TrapException

Note 1: This instruction is deprecated and should not be used.

DS61143F-page 116

### TABLE 27-1: MIPS32<sup>®</sup> INSTRUCTION SET (CONTINUED)

Instruction	Description	Function
TGE	Trap if Greater Than or Equal	<pre>if (int)Rs &gt;= (int)Rt   TrapException</pre>
TGEI	Trap if Greater Than or Equal Immediate	<pre>if (int)Rs &gt;= (int)Immed   TrapException</pre>
TGEIU	Trap if Greater Than or Equal Immediate Unsigned	<pre>if (uns)Rs &gt;= (uns)Immed   TrapException</pre>
TGEU	Trap if Greater Than or Equal Unsigned	<pre>if (uns)Rs &gt;= (uns)Rt   TrapException</pre>
TLT	Trap if Less Than	<pre>if (int)Rs &lt; (int)Rt   TrapException</pre>
TLTI	Trap if Less Than Immediate	<pre>if (int)Rs &lt; (int)Immed   TrapException</pre>
TLTIU	Trap if Less Than Immediate Unsigned	if (uns)Rs < (uns)Immed TrapException
TLTU	Trap if Less Than Unsigned	if (uns)Rs < (uns)Rt TrapException
TNE	Trap if Not Equal	if Rs != Rt TrapException
TNEI	Trap if Not Equal Immediate	<pre>if Rs != (int)Immed   TrapException</pre>
WAIT	Wait for Interrupt	Go to a low power mode and stall until interrupt occurs
WRPGPR	Write to GPR in Previous Shadow Set	SGPR[SRSCtl <sub>PSS</sub> , Rd> = Rt
WSBH	Word Swap Bytes Within Halfwords	Rd = Rt <sub>2316</sub>    Rt <sub>3124</sub>    Rt <sub>70</sub>    Rt <sub>158</sub>
XOR	Exclusive OR	Rd = Rs ^ Rt
XORI	Exclusive OR Immediate	Rt = Rs ^ (uns) Immed

Note 1: This instruction is deprecated and should not be used.

NOTES:

### 28.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of PIC32MX3XX/4XX electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC32MX3XX/4XX are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

### **Absolute Maximum Ratings (Note 1)**

Ambient temperature under bias	40°C to +85°C
Storage temperature	
Voltage on VDD with respect to Vss	-0.3V to +4.0V
Voltage on any combined analog and digital pin and MCLR, with respect to Vss	0.3V to (VDD + 0.3V)
Voltage on any digital only pin with respect to Vss	-0.3V to +5.5V
Voltage on VDDCORE with respect to Vss	-0.3V to 2.0V
Maximum current out of Vss pin(s)	300 mA
Maximum current into VDD pin(s) (Note 2)	300 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports (Note 2)	200 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
  - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 28-2).

### 28.1 DC Characteristics

TABLE 28-1: OPERATING MIPS VS. VOLTAGE

Characteristic	V <sub>DD</sub> Range	Temp. Range	Max. Frequency
Characteristic	(in Volts)	(in °C)	PIC32MX3XX/4XX
DC5	2.3-3.6V	-40°C to +85°C	80 MHz (Note 1)

Note 1: 40 MHz maximum for PIC32MX 40MHz family variants.

### **TABLE 28-2: THERMAL OPERATING CONDITIONS**

Rating	Symbol	Min.	Typical	Max.	Unit
PIC32MX3XX/4XX					
Operating Junction Temperature Range	TJ	-40	_	+125	°C
Operating Ambient Temperature Range	TA	-40	_	+85	°C
Power Dissipation: Internal Chip Power Dissipation: PINT = VDD x (IDD – S IOH)  I/O Pin Power Dissipation: I/O = S ({VDD – VOH} x IOH) + S (VOL x IOL))	PD	PINT + PI/O			W
Maximum Allowed Power Dissipation	PDMAX	(	TJ – TA)/θJ	A	W

### **TABLE 28-3: THERMAL PACKAGING CHARACTERISTICS**

Characteristics	Symbol	Typical	Max.	Unit	Notes
Package Thermal Resistance, 100-Pin TQFP (12x12x1 mm)	θја	43	_	°C/W	1
Package Thermal Resistance, 64-Pin TQFP (10x10x1 mm)	$\theta$ JA	47	_	°C/W	1
Package Thermal Resistance, 64-Pin QFN (9x9x0,9 mm)	$\theta$ JA	28	_	°C/W	1

**Note 1:** Junction to ambient thermal resistance, Theta-JA ( $\theta$ JA) numbers are achieved by package simulations.

### TABLE 28-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial				
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Conditions
Operati	ng Voltag	е					
DC10	Supply \	/oltage					
	VDD		2.3	_	3.6	٧	
DC12	VDR	RAM Data Retention Voltage (Note 1)	1.75	_	_	٧	
DC16	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal	1.75	_	1.95	V	
DC17	SVDD	VDD Rise Rate to Ensure Internal Power-on Reset Signal	0.05	_	_	V/ms	

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

TABLE 28-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARACT	ERISTICS		(unless oth	perating Conditions: 2.3V to 3. erwise stated) emperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$		rial		
Parameter No.	Typical <sup>(3)</sup>	Max.	Units	Conditions				
Operating Cur	rent (IDD)							
DC20	8.5	13	mA		_	4 MHz		
DC20c	4.0	_	mA	Code executing from SRAM	_	4 1/11/1/2		
DC21	23.5	32	mA		_	20 MHz		
DC21c	16.4	_	mA	Code executing from SRAM	_	(Note 4)		
DC22	48	61	mA			60 MHz		
DC22c	45	_	mA	Code executing from SRAM	_	(Note 4)		
DC23	55	75	mA	2.3V		80 MHz		
DC23c	55	_	mA	Code executing from SRAM	_	OU WITZ		
DC24	_	100	μΑ	-40°C				
DC24a	_	130	μΑ	+25°C	2.3V			
DC24b	_	670	μA	+85°C				
DC25	94	_	μΑ	-40°C				
DC25a	125	_	μΑ	+25°C	3.3V	LPRC (31 kHz)		
DC25b	302	_	μA	+85°C	3.34	(Note 4)		
DC25c	71		μΑ	Code executing from SRAM				
DC26	_	110	μΑ	-40°C				
DC26a	_	180	μΑ	+25°C 3.6V				
DC26b	_	700	μA	+85°C				

- Note 1: A device's IDD supply current is mainly a function of the operating voltage and frequency. Other factors, such as PBCLK (Peripheral Bus Clock) frequency, number of peripheral modules enabled, internal code execution pattern, execution from Program Flash memory vs. SRAM, I/O pin loading and switching rate, oscillator type as well as temperature can have an impact on the current consumption.
  - 2: The test conditions for IDD measurements are as follows: Oscillator mode = EC+PLL with OSC1 driven by external square wave from rail to rail and PBCLK divisor = 1:8. CPU, Program Flash and SRAM data memory are operational, Program Flash memory Wait states = 7, program cache and prefetch are disabled and SRAM data memory Wait states = 1. All peripheral modules are disabled (ON bit = 0). WDT and FSCM are disabled. All I/O pins are configured as inputs and pulled to Vss. MCLR = VDD.
  - **3:** Data in "Typical" column is at 3.3V, 25°C at specified operating frequency unless otherwise stated. Parameters are for design guidance only and are not tested.
  - 4: This parameter is characterized, but not tested in manufacturing.

TABLE 28-6: DC CHARACTERISTICS: IDLE CURRENT (IDLE)

DC CHARACT	ERISTICS		Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial								
Parameter No.	Typical <sup>(2)</sup>	Max.	Units	Conditions							
Idle Current (IIDLE): Core OFF, Clock ON Base Current (Note 1)											
DC30	_	5	mA		2.3V						
DC30a	1.4	_	mA		_	4 MHz					
DC30b	_	5	mA		3.6V						
DC31	_	15	mA		2.3V	00 1411					
DC31a	13	_	mA		_	20 MHz, (Note 3)					
DC31b	_	17	mA		3.6V	(14016-3)					
DC32	_	22	mA		2.3V	00.1411					
DC32a	20	_	mA		_	60 MHz (Note 3)					
DC32b	_	25	mA		3.6V	(14016-3)					
DC33	_	29	mA		2.3V						
DC33a	24	_	mA		_	80 MHz					
DC33b	_	32	mA		3.6V						
DC34	_	36	μA	-40°C							
DC34a	_	62	μΑ	+25°C	2.3V						
DC34b	_	392	μA	+85°C							
DC35	35	_	μA	-40°C		1,550 (64.111.)					
DC35a	65	_	μΑ	+25°C	3.3V	LPRC (31 kHz) (Note 3)					
DC35b	242	_	μΑ	+85°C		(14016-0)					
DC36	_	43	μA	-40°C		7					
DC36a	_	106	μΑ	+25°C	3.6V						
DC36b	_	414	μA	+85°C							

Note 1: The test conditions for base IDLE current measurements are as follows: System clock is enabled and PBCLK divisor = 1:8. CPU in Idle mode (CPU core halted). Only digital peripheral modules are enabled (ON bit = 1) and being clocked. WDT and FSCM are disabled. All I/O pins are configured as inputs and pulled to Vss. MCLR = VDD.

**<sup>2:</sup>** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

**<sup>3:</sup>** This parameter is characterized, but not tested in manufacturing.

TABLE 28-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARA	CTERISTICS		Standard		ating Conditions: 2.3V to 3.6V (unless otherwise stated) erature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial				
Parameter No.	Typical <sup>(2)</sup>	Max.	Units			Conditions			
Power-Dow	n Current (IP	D) (Note 1)							
DC40	7	30	μА	-40°C					
DC40a	24	30	μА	+25°C	2.3V	Base Power-Down Current (Note 6)			
DC40b	205	300	μА	+85°C					
DC40c	25	_	μА	+25°C	3.3V	Base Power-Down Current			
DC40d	9	70	μΑ	-40°C					
DC40e	25	70	μΑ	+25°C					
DC40g	115	200 (Note 5)	μΑ	+70°C	3.6V	Base Power-Down Current			
DC40f	200	400	μА	+85°C					
Module Diff	erential Curr	ent	•						
DC41	_	10	μА	-40°C					
DC41a	_	10	μΑ	+25°C	2.3V	Watchdog Timer Current: AlWDT (Notes 3, 6)			
DC41b	_	10	μА	+85°C					
DC41c	5	_	μΑ	+25°C	3.3V	Watchdog Timer Current: ∆IWDT (Note 3)			
DC41d	_	10	μА	-40°C					
DC41e	_	10	μА	+25°C	3.6V	Watchdog Timer Current: ∆IWDT (Note 3)			
DC41f	_	12	μΑ	+85°C					
DC42	_	10	μА	-40°C					
DC42a	_	17	μΑ	+25°C	2.3V	RTCC + Timer1 w/32kHz Crystal: ∆IRTCC (Notes 3, 6)			
DC42b	_	37	μΑ	+85°C		(Notes 5, 0)			
DC42c	23	_	μΑ	+25°C	3.3V	RTCC + Timer1 w/32kHz Crystal: ΔIRTCC (Note 3)			
DC42e	_	10	μΑ	-40°C					
DC42f	_	30	μА	+25°C	3.6V	RTCC + Timer1 w/32kHz Crystal: ∆IRTCC (Note 3)			
DC42g	_	44	μА	+85°C		(Note 3)			
DC42	_	1100	μΑ	-40°C					
DC42a	_	1100	μΑ	+25°C	2.5V	ADC: ΔIADC (Notes 3, 4, 6)			
DC42b	_	1000	μΑ	+85°C					
DC42c	880	_	μА			ADC: ΔIADC (Notes 3, 4)			
DC42e	_	1100	μΑ	-40°C					
DC42f	_	1100	μΑ	+25°C	3.6V	ADC: ΔIADC <b>(Notes 3, 4)</b>			
DC42g	_	1000	μΑ	+85°C					

- **Note 1:** Base IPD is measured with all digital peripheral modules enabled (ON bit = 1) and being clocked, CPU clock is disabled. All I/Os are configured as outputs and pulled low. WDT and FSCM are disabled.
  - **2:** Data in the "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
  - 3: The  $\Delta$  current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
  - 4: Test conditions for ADC module differential current are as follows: Internal ADC RC oscillator enabled.
  - 5: Data is characterized at +70°C and not tested. Parameter is for design guidance only.
  - 6: This parameter is characterized, but not tested in manufacturing.

TABLE 28-8: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial					
_			Operating temper	erature -	40°C ≤ IA	≤ +85°(	o for industrial	
Param. No.	Symbol	Characteristics	Min.	Typical <sup>(1)</sup>	Max.	Units	Conditions	
	VIL	Input Low Voltage						
DI10		I/O pins:						
		with TTL Buffer	Vss	_	0.15 VDD	V	(Note 4)	
		with Schmitt Trigger Buffer	Vss	_	0.2 VDD	V	(Note 4)	
DI15		MCLR	Vss	_	0.2 VDD	V	(Note 4)	
DI16		OSC1 (XT mode)	Vss	_	0.2 VDD	V	(Note 4)	
DI17		OSC1 (HS mode)	Vss	_	0.2 VDD	V	(Note 4)	
DI18		SDAx, SCLx	Vss	_	0.3 VDD	V	SMBus disabled (Note 4)	
DI19		SDAx, SCLx	Vss	_	0.8	V	SMBus enabled (Note 4)	
	VIH	Input High Voltage						
DI20		I/O pins:						
		with Analog Functions	0.8 VDD	_	VDD	V	(Note 4)	
		Digital Only	0.8 VDD	_		V	(Note 4)	
		with TTL Buffer	0.25VDD + 0.8V	_	5.5	V	(Note 4)	
		with Schmitt Trigger Buffer	0.8 VDD	_	5.5	V	(Note 4)	
DI25		MCLR	0.8 VDD	_	VDD	V	(Note 4)	
DI26		OSC1 (XT mode)	0.7 VDD	_	Vdd	V	(Note 4)	
DI27		OSC1 (HS mode)	0.7 VDD	_	Vdd	V	(Note 4)	
DI28		SDAx, SCLx	0.7 VDD	_	5.5	V	SMBus disabled (Note 4)	
DI29		SDAx, SCLx	2.1		5.5	٧	SMBus enabled, $2.3V \le VPIN \le 5.5$ (Note 4)	
DI30	ICNPU	CNxx Pull up Current	50	250	400	μΑ	VDD = 3.3V, VPIN = VSS	
	lı∟	Input Leakage Current (Note 3)						
DI50		I/O Ports	_	_	<u>+</u> 1	μΑ	Vss ≤ VPIN ≤ VDD, Pin at high-impedance	
DI51		Analog Input Pins	_	_	<u>+</u> 1	μА	Vss ≤ Vpin ≤ Vdd, Pin at high-impedance	
DI55		MCLR	_	_	<u>+</u> 1	μΑ	$Vss \leq Vpin \leq Vdd$	
DI56		OSC1	_	_	<u>+</u> 1	μА	$\label{eq:VSS} \begin{array}{l} \text{VSS} \leq \text{VPIN} \leq \text{VDD}, \\ \text{XT and HS modes} \end{array}$	

**Note 1:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

<sup>2:</sup> The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

<sup>3:</sup> Negative current is defined as current sourced by the pin.

**<sup>4:</sup>** This parameter is characterized, but not tested in manufacturing.

TABLE 28-9: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

DC CHA	RACTER	ISTICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for Industrial				
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Conditions
	Vol	Output Low Voltage					
DO10		I/O Ports	_	_	0.4	V	IOL = 7 mA, VDD = 3.6V
			_	_	0.4	V	IOL = 6 mA, VDD = 2.3V
DO16		OSC2/CLKO	_	_	0.4	V	IOL = 3.5 mA, VDD = 3.6V
			_		0.4	V	IOL = 2.5 mA, VDD = 2.3V
	Vон	Output High Voltage					
DO20		I/O Ports	2.4	_	_	V	IOH = -12 mA, VDD = 3.6V
			1.4	_	_	V	IOH = -12 mA, VDD = 2.3V
DO26		OSC2/CLKO	2.4	_	_	V	IOH = -12 mA, VDD = 3.6V
			1.4	_	_	V	IOH = -12 mA, VDD = 2.3V

TABLE 28-10: DC CHARACTERISTICS: PROGRAM MEMORY(3)

DC CHA	RACTER	ISTICS	(unless Operati		<b>stated)</b> ture -40	O°C ≤ TA	.3V to 3.6V A ≤ +85°C for Industrial A ≤ +70°C (25°C recommended)
Param. No.	Symbol	Characteristics	Min.	Typical <sup>(1)</sup>	Max.	Units	Conditions
		Program Flash Memory					
D130	EР	Cell Endurance	1000	_	_	E/W	-40°C to +85°C
D131	VPR	VDD for Read	VMIN	_	3.6	V	VMIN = Minimum operating voltage
D132	VPEW	VDD for Erase or Write	3.0	_	3.6	V	0°C to +40°C
D134	TRETD	Characteristic Retention	20	_	_	Year	Provided no other specifications are violated
D135	IDDP	Supply Current during Programming	_	10	_	mA	0°C to +40°C
	Tww	Word Write Cycle Time	20	_	40	μS	0°C to +40°C
D136	TRW	Row Write Cycle Time (Note 2) (128 words per row)	3	4.5	_	ms	0°C to +40°C
D137	TPE	Page Erase Cycle Time	20	_	_	ms	0°C to +40°C
	TCE	Chip Erase Cycle Time	80	_	_	ms	0°C to +40°C

- **Note 1:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.
  - 2: The minimum SYSCLK for row programming is 4 MHz. Care should be taken to minimize bus activities during row programming, such as suspending any memory-to-memory DMA operations. If heavy bus loads are expected, selecting Bus Matrix Arbitration mode 2 (rotating priority) may be necessary. The default Arbitration mode is mode 1 (CPU has lowest priority).
  - **3:** Refer to *PIC32MX Flash Programming Specification* (DS61145) for operating conditions during programming and erase cycles.

TABLE 28-11: PROGRAM FLASH MEMORY WAIT STATE CHARACTERISTICS

DC CHARACTERISTICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial						
Required Flash wait states	SYSCLK Units Comments						
0 Wait State	0 to 30	MHz					
1 Wait State	31 to 60						
2 Wait States	61 to 80						

Note 1: 40 MHz maximum for PIC32MX 40MHz family variants.

### **TABLE 28-12: COMPARATOR SPECIFICATIONS**

DC CHA	DC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature-40°C ≤ TA ≤ +85°C for Industrial					
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Comments		
D300	VIOFF	Input Offset Voltage	_	±7.5	±25	mV	AVDD = VDD, AVSS = VSS		
D301	VICM	Input Common Mode Voltage	0	_	VDD	V	AVDD = VDD, AVSS = VSS (Note 2)		
D302	CMRR	Common Mode Rejection Ratio	55	_	_	dB	Max Vicm = (Vdd - 1)V (Note 2)		
D303	TRESP	Response Time	_	150	400	nsec	AVDD = VDD, AVSS = VSS (Notes 1, 2)		
D304	ON2ov	Comparator Enabled to Output Valid	_	_	10	μS	Comparator module is configured before setting the comparator ON bit. (Note 2)		

**Note 1:** Response time measured with one comparator input at (VDD – 1.5)/2, while the other input transitions from Vss to VDD.

### **TABLE 28-13: VOLTAGE REFERENCE SPECIFICATIONS**

DC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature- $40^{\circ}$ C $\leq$ TA $\leq$ +85 $^{\circ}$ C for Industrial					
Param. No.	Symbol	Characteristics	cteristics Min. Typical Max.				Comments	
D310	VRES	Resolution	VDD/24	_	VDD/32	LSb		
D311	VRAA	Absolute Accuracy	_		1/2	LSb		
D312	TSET	Settling Time <sup>(1)</sup>	_	_	10	μS		

**Note 1:** Settling time measured while CVRR = 1 and CVR3:CVR0 transitions from '0000' to '1111'. This parameter is characterized, but not tested in manufacturing.

**<sup>2:</sup>** These parameters are characterized but not tested.

### TABLE 28-14: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature- $40^{\circ}$ C $\leq$ TA $\leq$ +85 $^{\circ}$ C for Industrial					
Param. No. Symbol Characteristics			Min.	Typical	Max.	Units	Comments	
D320	VDDCORE	Regulator Output Voltage	1.62	1.80	1.98	V		
D321	CEFC	External Filter Capacitor Value	4.7	10	_	μF	Capacitor must be low series resistance (< 3 ohms)	
D322	TPWRT			64	_	ms	ENVREG = 0	

# 28.2 AC Characteristics and Timing Parameters

The information contained in this section defines PIC32MX3XX/4XX AC characteristics and timing parameters.

**TABLE 28-15: AC CHARACTERISTICS** 

	Standard Operating Conditions: 2.3V to 3.6V					
AC CHARACTERISTICS	(unless otherwise stated)					
AC CHARACTERISTICS	Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial					
	Operating voltage VDD range.					

### FIGURE 28-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS





TABLE 28-16: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial					
Param. No.	Symbol	Characteristics	Min.	Typical <sup>(1)</sup>	Conditions			
DO56	Сю	All I/O pins and OSC2	_	_	50	pF	EC mode	
DO58	Св	SCLx, SDAx	_	_	400	pF	In I <sup>2</sup> C™ mode	

**Note 1:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

### FIGURE 28-2: EXTERNAL CLOCK TIMING



**TABLE 28-17: EXTERNAL CLOCK TIMING REQUIREMENTS** 

AC CHA	RACTER	ISTICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated)  Operating temperature -40°C ≤ TA ≤ +85°C for Industrial						
Param. No.	Symbol	Characteristics	Min.	Typical <sup>(1)</sup>	Max.	Units	Conditions		
OS10	Fosc	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC 4		50 (Note 3) 50 (Note 5)	MHz MHz	EC (Note 5) ECPLL (Note 4)		
OS11		Oscillator Crystal Frequency	3	_	10	MHz	XT (Note 5)		
OS12			4		10	MHz	XTPLL (Notes 4, 5)		
OS13			10		25	MHz	HS (Note 5)		
OS14			10		25	MHz	HSPLL (Notes 4, 5)		
OS15			32	32.768	100	kHz	SOSC (Note 5)		
OS20	Tosc	Tosc = 1/Fosc = Tcy (Note 2)		1		1	See parameter OS10 for Fosc value		
OS30	TosL, TosH	External Clock In (OSC1) High or Low Time	0.45 x Tosc		_	nsec	EC (Note 5)		
OS31	TosR, TosF	External Clock In (OSC1) Rise or Fall Time	_	_	0.05 x Tosc	nsec	EC (Note 5)		
OS40	Тоѕт	Oscillator Start-up Timer Period (Only applies to HS, HSPLL, XT, XTPLL and SOSC Clock Oscillator modes)	_	1024	_	Tosc	(Note 5)		
OS41	TFSCM	Primary Clock Fail Safe Time-out Period	_	2	_	ms	(Note 5)		
OS42	Gм	External Oscillator Transconductance	_	12	_	mA/V	VDD = 3.3V TA = +25°C (Note 5)		

- Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are characterized but are not tested.
  - 2: Instruction cycle period (TcY) equals the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin.
  - 3: 40 MHz maximum for PIC32MX 40 MHz family variants.
  - **4:** PLL input requirements: 4 MHz ≤ FPLLIN ≤ 5 MHz (use PLL prescaler to reduce FOSC). This parameter is characterized, but tested at 10 MHz only at manufacturing.
  - **5:** This parameter is characterized, but not tested in manufacturing.

### TABLE 28-18: PLL CLOCK TIMING SPECIFICATIONS (VDD = 2.3V TO 3.6V)

AC CHARACTERISTICS			(unless ot	herwise	ng Condition stated) ture -40°C			· Industrial
Param. No.	Symbol	Characteristi	Min.	Typical <sup>(2)</sup>	Max.	Units	Conditions	
OS50	FPLLI	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range		4	1	5	MHz	ECPLL, HSPLL, XTPLL, FRCPLL modes
OS51	Fsys	On-Chip VCO System Frequency		60		120	MHz	
OS52	TLOCK	PLL Start-up Time (Lock Time)		_	_	2	ms	
OS53	DCLK	CLKO Stability (Period Jitter or Cumulative)		-0.25	_	+0.25	%	Measured over 100 ms period

Note 1: These parameters are characterized, but not tested in manufacturing.

### **TABLE 28-19: INTERNAL FRC ACCURACY**

AC CHA	RACTERISTICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial								
Param. No.	Characteristics	Min.	Typical	Max.	Units	Conditions				
Internal FRC Accuracy @ 8.00 MHz (Note 1)										
F20	FRC	-2	_	+2	%					

Note 1: Frequency calibrated at 25°C and 3.3V. TUN bits can be used to compensate for temperature drift.


### **TABLE 28-20: INTERNAL RC ACCURACY**

AC CHA	ARACTERISTICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial								
Param. No.	Characteristics	Min. Typical Max. Units Conditions								
LPRC @	LPRC @ 31.25 kHz (Note 1)									
F21		-15	_	+15	%					

Note 1: Change of LPRC frequency as VDD changes.

**<sup>2:</sup>** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

### FIGURE 28-3: I/O TIMING CHARACTERISTICS



### **TABLE 28-21: I/O TIMING REQUIREMENTS**


AC CHARACTERISTICS Standard Operating Conditions: 2.3V to (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +60^{\circ}\text{C}$					ndustrial			
Param. No.	Symbol	Characteris	stics <sup>(2)</sup>	Min.	Typical <sup>(1)</sup>	Max.	Units	Conditions
DO31	TioR	Port Output Rise Tir	ne	_	5	10	nsec	
DO32	TioF	Port Output Fall Tim	ie	_	5	10	nsec	
DI35	TINP	INTx Pin High or Low Time		10	_	_	nsec	
DI40	TRBP	CNx High or Low Ti	me (input)	2	_	_	Tsysclk	

**Note 1:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.


2: This parameter is characterized, but not tested in manufacturing.

FIGURE 28-4: POWER-ON RESET TIMING CHARACTERISTICS


## Internal Voltage Regulator Enabled Clock Sources = (FRC, FRCDIV, FRCDIV16, FRCPLL, EC, ECPLL and LPRC)




### Internal Voltage Regulator Enabled Clock Sources = (HS, HSPLL, XT, XTPLL and SOSC)



## External VDDCORE Provided Clock Sources = (FRC, FRCDIV, FRCDIV16, FRCPLL, EC, ECPLL and LPRC)



- **Note 1:** The Power-up period will be extended if the Power-up sequence completes before the device exits from BOR (VDD < VDDMIN).
  - 2: Includes interval voltage regulator stabilization delay.
  - 3: Power-Up Timer (PWRT); only active when the internal voltage regulator is disabled



**FIGURE 28-5: EXTERNAL RESET TIMING CHARACTERISTICS** 

**TABLE 28-22: RESETS TIMING** 

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial						
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Typical <sup>(2)</sup>	Max.	Units	Conditions		
SY00	Tpu	Power-up Period Internal Voltage Regulator Enabled	_	400	600	μS	-40°C to +85°C		
SY01	TPWRT	Power-up Period External VDDCORE Applied (Power-Up-Timer Active)	48	64	80	ms	-40°C to +85°C		
SY02	TSYSDLY	System Delay Period: Time required to reload Device Configuration Fuses plus SYSCLK delay before first instruction is fetched.	_	1 μs + 8 sysclκ cycles	_	_	-40°C to +85°C		
SY20	TMCLR	MCLR Pulse Width (low)	_	2	_	μS	-40°C to +85°C		
SY30	TBOR	BOR Pulse Width (low)	_	1	_	μS	-40°C to +85°C		

**Note 1:** These parameters are characterized, but not tested in manufacturing.

**2:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Characterized by design but not tested.

FIGURE 28-6: TIMER1, 2, 3, 4, 5 EXTERNAL CLOCK TIMING CHARACTERISTICS




TABLE 28-23: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS<sup>(1)</sup>

IABLE	Standard Operating Conditions 2.20 to 2.60										
AC CHA	ARACTER	ISTICS	(	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial							
Param. No.	Symbol	Charac	teristics <sup>(2)</sup>		Min.	Typical	Max.	Units	Conditions		
TA10	ТтхН	TxCK High Time	Synchronou with prescal		[(12.5nsec or 1TPB) / N] + 25nsec	_	_	nsec	Must also meet parameter TA15.		
			Asynchronous, with prescaler		10	_	_	nsec			
TA11	TA11 TTXL TXCK Synchronou with prescal				_		nsec	Must also meet parameter TA15.			
			Asynchronous, with prescaler		10	_		nsec			
TA15	ТтхР	TxCK Input Period	Synchronous, riod with prescaler		[(25nsec or 2TPB) / N] + 50nsec	_	_	nsec			
			Asynchrono with prescal		20	_		nsec	N = prescale value (1, 8, 64, 256)		
OS60	FT1	SOSC1/T1CK Oscillator Input Frequency Range (oscillator enabled by set- ting TCS bit (T1CON<1>))			32	_	100	kHz			
TA20	TCKEXT- MRL	Delay from E Clock Edge t ment			_		1	Трв			

Note 1: Timer1 is a Type A.

2: This parameter is characterized, but not tested in manufacturing.

TABLE 28-24: TIMER2, 3, 4, 5 EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHA	ARACTER	RISTICS	(unles	Standard Operating Conditions: 2.3V to 3.6V unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param. No.	Symbol	Charact	eristics <sup>(1)</sup>	Min.	Max.	Units	Conditions			
TB10	ТтхН	TxCK High Time	Synchronous, with prescaler	[(12.5nsec or 1TPB) / N] + 25nsec	_	nsec	Must also meet parameter TB15.	N = prescale value (1, 2, 4, 8, 16,		
TB11	TTXL	TxCK Low Time	Synchronous, with prescaler	[(12.5nsec or 1TPB) / N] + 25nsec	_	nsec	Must also meet parameter TB15.	32, 64, 256)		
TB15	ТтхР	TxCK Input Period	Synchronous, with prescaler	[(25nsec or 2TPB) / N] + 50nsec	_	nsec				
TB20	TCKEXT- MRL	Delay from Ex Clock Edge to ment		_	1	Трв				

Note 1: These parameters are characterized, but not tested in manufacturing.

### FIGURE 28-7: INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS





TABLE 28-25: INPUT CAPTURE MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS  Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial								
Param. No.	Symbol	Charac	cteristics <sup>(1)</sup>	Min.	Max.	Units	Con	ditions
IC10	TccL	ICx Input	Low Time	[(12.5nsec or 1TPB) / N] + 25nsec	_	nsec	Must also meet parameter IC15.	N = prescale value (1, 4, 16)
IC11	TccH	ICx Input	t High Time	[(12.5nsec or 1TPB) / N] + 25nsec	_	nsec	Must also meet parameter IC15.	
IC15	TccP	ICx Input	t Period	[(25nsec or 2TPB) / N] + 50nsec	_	nsec		

Note 1: These parameters are characterized, but not tested in manufacturing.

### FIGURE 28-8: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS



#### TABLE 28-26: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial					
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min. Typical <sup>(2)</sup> Max.		Units	Conditions		
OC10	TccF	OCx Output Fall Time	_	_		nsec	See parameter DO32.	
OC11	TCCR	OCx Output Rise Time	_	_	_	nsec	See parameter DO31.	

- Note 1: These parameters are characterized, but not tested in manufacturing.
  - 2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 28-9: OC/PWM MODULE TIMING CHARACTERISTICS




TABLE 28-27: SIMPLE OC/PWM MODE TIMING REQUIREMENTS

AC CHARACTERISTICS				Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial					
Param No.	Symbol	Characteristics <sup>(1)</sup>	Min Typical <sup>(2)</sup> Max Units Con						
OC15	TFD	Fault Input to PWM I/O Change	_	_	25	nsec			
OC20	TFLT	Fault Input Pulse Width	50	_	_	nsec			

- Note 1: These parameters are characterized, but not tested in manufacturing.
  - 2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.





TABLE 28-28: SPIx MASTER MODE (CKE = 0) TIMING REQUIREMENTS

AC CHARACTERISTICS				Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial						
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Typical <sup>(2)</sup>	Max.	Units	Conditions			
SP10	TscL	SCKx Output Low Time (Note 3)	Tsck/2	_		nsec				
SP11	TscH	SCKx Output High Time (Note 3)	Tsck/2	_		nsec				
SP20	TscF	SCKx Output Fall Time (Note 4)	_	_	_	nsec	See parameter DO32.			
SP21	TscR	SCKx Output Rise Time (Note 4)	_	_	_	nsec	See parameter DO31.			
SP30	TDOF	SDOx Data Output Fall Time (Note 4)	_	_	_	nsec	See parameter DO32.			
SP31	TDOR	SDOx Data Output Rise Time (Note 4)	_	_	_	nsec	See parameter DO31.			
SP35	TscH2DoV, TscL2DoV	SDOx Data Output Valid after SCKx Edge	_	_	15	nsec				
SP40	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx Edge	10	_	_	nsec				
SP41	TscH2DIL, TscL2DIL	Hold Time of SDIx Data Input to SCKx Edge	10	_	_	nsec				

- Note 1: These parameters are characterized, but not tested in manufacturing.
  - **2:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
  - **3:** The minimum clock period for SCKx is 40 nsec. Therefore, the clock generated in Master mode must not violate this specification.
  - 4: Assumes 50 pF load on all SPIx pins.



**FIGURE 28-11:** SPIX MODULE MASTER MODE (CKE = 1) TIMING CHARACTERISTICS

TABLE 28-29: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

	ARACTERIS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated)  Operating temperature -40°C ≤ TA ≤ +85°Cfor Industrial						
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Typical <sup>(2)</sup>	Max.	Units	Conditions	
SP10	TscL	SCKx Output Low Time (Note 3)	Tsck/2	_	_	nsec		
SP11	TscH	SCKx Output High Time (Note 3)	Tsck/2		_	nsec		
SP20	TscF	SCKx Output Fall Time (Note 4)	_		_	nsec	See parameter DO32.	
SP21	TscR	SCKx Output Rise Time (Note 4)	_	_	_	nsec	See parameter DO31.	
SP30	TDOF	SDOx Data Output Fall Time (Note 4)	_	_	_	nsec	See parameter DO32.	
SP31	TDOR	SDOx Data Output Rise Time (Note 4)	_	_	_	nsec	See parameter DO31.	
SP35	TscH2DoV, TscL2DoV	SDOx Data Output Valid after SCKx Edge	_		15	nsec		
SP36	TDOV2SC, TDOV2SCL	SDOx Data Output Setup to First SCKx Edge	15	_	_	nsec		
SP40	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx Edge	10		_	nsec		

Note 1: These parameters are characterized, but not tested in manufacturing.

- Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- The minimum clock period for SCKx is 40 nsec. Therefore, the clock generated in Master mode must not 3: violate this specification.
- Assumes 50 pF load on all SPIx pins.

TABLE 28-29: SPIx MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS (CONTINUED)

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°Cfor Industrial						
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min. Typical <sup>(2)</sup> Max. Units Conditi						
SP41	TSCH2DIL, TSCL2DIL	Hold Time of SDIx Data Input to SCKx Edge	10	_	_	nsec			

- Note 1: These parameters are characterized, but not tested in manufacturing.
  - 2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
  - **3:** The minimum clock period for SCKx is 40 nsec. Therefore, the clock generated in Master mode must not violate this specification.
  - 4: Assumes 50 pF load on all SPIx pins.

FIGURE 28-12: SPIX MODULE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS




TABLE 28-30: SPIx MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

AC CHA	ARACTERIS	TICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated)  Operating temperature -40°C ≤ TA ≤ +85°C for Industrial						
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Typical <sup>(2)</sup>	Max.	Units	Conditions		
SP70	TscL	SCKx Input Low Time (Note 3)	Tsck/2	_	_	nsec			
SP71	TscH	SCKx Input High Time (Note 3)	Tsck/2	_	_	nsec			
SP72	TscF	SCKx Input Fall Time		5	10	nsec			
SP73	TscR	SCKx Input Rise Time		5	10	nsec			
SP30	TDOF	SDOx Data Output Fall Time (Note 4)	_	_	_	nsec	See parameter DO32.		
SP31	TDOR	SDOx Data Output Rise Time (Note 4)	_	_	_	nsec	See parameter DO31.		
SP35	TscH2DoV, TscL2DoV	SDOx Data Output Valid after SCKx Edge	_	_	15	nsec			
SP40	TDIV2SCH, TDIV2SCL	Setup Time of SDIx Data Input to SCKx Edge	10	_	_	nsec			
SP41	TSCH2DIL, TSCL2DIL	Hold Time of SDIx Data Input to SCKx Edge	10	_	_	nsec			
SP50	TssL2scH, TssL2scL	SSx ↓ to SCKx ↑ or SCKx Input	60	_	_	nsec			
SP51	TssH2DoZ	SSx ↑ to SDOx Output High-Impedance (Note 3)	5	_	25	nsec			
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	Tsck + 20	_	_	nsec	_		

Note 1: These parameters are characterized, but not tested in manufacturing.

**<sup>2:</sup>** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

<sup>3:</sup> The minimum clock period for SCKx is 40 nsec.

<sup>4:</sup> Assumes 50 pF load on all SPIx pins.




FIGURE 28-13: SPIX MODULE SLAVE MODE (CKE = 1) TIMING CHARACTERISTICS

TABLE 28-31: SPIx MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

AC CHA	ARACTERIS	TICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for Industrial					
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Typical <sup>(2)</sup>	Max.	Units	Conditions	
SP70	TscL	SCKx Input Low Time (Note 3)	Tsck/2	_	_	nsec		
SP71	TscH	SCKx Input High Time (Note 3)	Tsck/2	_	_	nsec		
SP72	TscF	SCKx Input Fall Time	l	5	10	nsec		
SP73	TscR	SCKx Input Rise Time	-	5	10	nsec		
SP30	TDOF	SDOx Data Output Fall Time (Note 4)	_	_	_	nsec	See parameter DO32.	
SP31	TDOR	SDOx Data Output Rise Time (Note 4)	_	_	_	nsec	See parameter DO31.	
SP35	TscH2DoV, TscL2DoV	SDOx Data Output Valid after SCKx Edge		_	15	nsec		
SP40	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx Edge	10	_	_	nsec		
SP41	TSCH2DIL, TSCL2DIL	Hold Time of SDIx Data Input to SCKx Edge	10	_	_	nsec		

- Note 1: These parameters are characterized, but not tested in manufacturing.
  - 2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
  - The minimum clock period for SCKx is 40 nsec. 3:
  - 4: Assumes 50 pF load on all SPIx pins.

TABLE 28-31: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS (CONTINUED)

AC CHA	ARACTERIS	TICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial				
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Typical <sup>(2)</sup>	Max.	Units	Conditions
SP50	TssL2scH, TssL2scL	SSx ↓ to SCKx ↓ or SCKx ↑ Input	60	_	_	nsec	
SP51	TssH2DoZ	SSx ↑ to SDOx Output High-Impedance (Note 4)	5	1	25	nsec	
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	Tsck + 20	_	_	nsec	
SP60	TssL2DoV	SDOx Data Output Valid after SSx Edge		_	25	nsec	

- Note 1: These parameters are characterized, but not tested in manufacturing.
  - **2:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
  - 3: The minimum clock period for SCKx is 40 nsec.
  - 4: Assumes 50 pF load on all SPIx pins.

FIGURE 28-14: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (MASTER MODE)




FIGURE 28-15: I2Cx BUS DATA TIMING CHARACTERISTICS (MASTER MODE)




TABLE 28-32: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

AC CHA	RACTER	ISTICS		Standard Operatir (unless otherwise Operating tempera	stated)		V to 3.6V +85°C for Industrial	
Param. No.	Symbol	Charact	eristics	Min. <sup>(1)</sup>	Max.	Units	Conditions	
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Трв * (BRG + 2)	_	μS	_	
			400 kHz mode	Трв * (BRG + 2)	_	μS	_	
			1 MHz mode (Note 2)	Трв * (BRG + 2)	_	μS	_	
M11	THI:SCL	Clock High Time	100 kHz mode	Трв * (BRG + 2)	_	μS	_	
			400 kHz mode	Трв * (BRG + 2)	_	μS	_	
			1 MHz mode (Note 2)	Трв * (BRG + 2)	_	μS	_	
M20	TF:SCL	SDAx and SCLx	100 kHz mode	_	300	nsec	CB is specified to be	
		Fall Time	400 kHz mode	20 + 0.1 Св	300	nsec	from 10 to 400 pF.	
			1 MHz mode (Note 2)	_	100	nsec		
M21	TR:SCL	SDAx and SCLx	100 kHz mode	_	1000	nsec	CB is specified to be	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	nsec	from 10 to 400 pF.	
			1 MHz mode (Note 2)	_	300	nsec		
M25	Tsu:dat	Data Input	100 kHz mode	250	_	nsec	_	
		Setup Time	400 kHz mode	100	_	nsec		
			1 MHz mode (Note 2)	100	1	nsec		
M26	THD:DAT	Data Input	100 kHz mode	0		μS	_	
		Hold Time	400 kHz mode	0	0.9	μS		
			1 MHz mode (Note 2)	0	0.3	μS		
M30	Tsu:sta	Start Condition	100 kHz mode	Трв * (BRG + 2)	_	μS	Only relevant for	
		Setup Time	400 kHz mode	Трв * (BRG + 2)		μS	Repeated Start condition.	
			1 MHz mode (Note 2)	Трв * (BRG + 2)	-	μS	oondia.	
M31	THD:STA	Start Condition	100 kHz mode	Трв * (BRG + 2)	_	μS	After this period, the	
		Hold Time	400 kHz mode	Трв * (BRG + 2)		μS	first clock pulse is generated.	
			1 MHz mode (Note 2)	Трв * (BRG + 2)	_	μS	generated.	
M33	Tsu:sto	Stop Condition	100 kHz mode	Трв * (BRG + 2)		μS	_	
		Setup Time	400 kHz mode	Трв * (BRG + 2)	_	μS		
			1 MHz mode (Note 2)	Трв * (BRG + 2)	_	μS		
M34	THD:STO	Stop Condition	100 kHz mode	Трв * (BRG + 2)	_	nsec	_	
		Hold Time	400 kHz mode	Трв * (BRG + 2)	_	nsec	1	
			1 MHz mode (Note 2)	Трв * (BRG + 2)	_	nsec		

**Note 1:** BRG is the value of the  $I^2C^{TM}$  Baud Rate Generator.

2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

TABLE 28-32: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE) (CONTINUED)

AC CHARACTERISTICS				Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial					
Param. No.	Symbol	Charac	eristics	Min. <sup>(1)</sup>	Max.	Units	Conditions		
IM40	TAA:SCL	Output Valid	100 kHz mode	_	3500	nsec	_		
		From Clock	400 kHz mode	_	1000	nsec	_		
			1 MHz mode (Note 2)	_	350	nsec	_		
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	_	μS	The amount of time the		
			400 kHz mode	1.3	_	μS	bus must be free		
			1 MHz mode (Note 2)	0.5	_	μS	before a new transmission can start.		
IM50	Св	Bus Capacitive L	oading	_	400	pF			

**Note 1:** BRG is the value of the  $I^2C^{TM}$  Baud Rate Generator.

FIGURE 28-16: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE)





FIGURE 28-17: I2Cx BUS DATA TIMING CHARACTERISTICS (SLAVE MODE)



<sup>2:</sup> Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

TABLE 28-33: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

AC CHA	RACTERIS	STICS		(unless other	rwise st	ated)	ons: 2.3V to 3.6V C ≤ Ta ≤ +85°C for Industrial
Param. No.	Symbol	Charact	teristics	Min.	Max.	Units	Conditions
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	_	μS	PBCLK must operate at a minimum of 800 KHz.
			400 kHz mode	1.3	_	μS	PBCLK must operate at a minimum of 3.2 MHz.
			1 MHz mode (Note 1)	0.5	_	μS	
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	_	μS	PBCLK must operate at a minimum of 800 KHz.
			400 kHz mode	0.6	_	μS	PBCLK must operate at a minimum of 3.2 MHz.
			1 MHz mode (Note 1)	0.5	_	μS	
IS20	TF:SCL	SDAx and SCLx	100 kHz mode	_	300	nsec	CB is specified to be from
		Fall Time	400 kHz mode	20 + 0.1 CB	300	nsec	10 to 400 pF.
			1 MHz mode (Note 1)	_	100	nsec	
IS21	TR:SCL	SDAx and SCLx	100 kHz mode	_	1000	nsec	CB is specified to be from
		Rise Time	400 kHz mode	20 + 0.1 CB	300	nsec	10 to 400 pF.
			1 MHz mode (Note 1)	_	300	nsec	
IS25	TSU:DAT	Data Input	100 kHz mode	250	_	nsec	
		Setup Time	400 kHz mode	100		nsec	
			1 MHz mode (Note 1)	100	_	nsec	
IS26	THD:DAT	Data Input	100 kHz mode	0	—	nsec	
		Hold Time	400 kHz mode	0	0.9	μS	
			1 MHz mode (Note 1)	0	0.3	μS	
IS30	Tsu:sta	Start Condition	100 kHz mode	4700	_	μS	Only relevant for Repeated
		Setup Time	400 kHz mode	600	_	μS	Start condition.
			1 MHz mode (Note 1)	250	_	μS	
IS31	THD:STA	Start Condition	100 kHz mode	4000	_	μS	After this period, the first
		Hold Time	400 kHz mode	600	_	μS	clock pulse is generated.
			1 MHz mode (Note 1)	250	_	μ\$	
IS33	Tsu:sto	Stop Condition	100 kHz mode	4000	_	μS	
		Setup Time	400 kHz mode	600	_	μS	
			1 MHz mode (Note 1)	600	_	μS	

**Note 1:** Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

TABLE 28-33: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE) (CONTINUED)

AC CHA	RACTERIS	STICS		Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial					
Param. No.	Symbol	Charact	eristics	Min.	Max.	Units	Conditions		
IS34	THD:STO	Stop Condition	100 kHz mode	4000	_	nsec			
		Hold Time	400 kHz mode	600	_	nsec			
			1 MHz mode (Note 1)	250		nsec			
IS40	TAA:SCL	Output Valid From	100 kHz mode	0	3500	nsec			
		Clock	400 kHz mode	0	1000	nsec			
			1 MHz mode (Note 1)	0	350	nsec			
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	_	μS	The amount of time the bus		
			400 kHz mode	1.3	_	μS	must be free before a new		
			1 MHz mode (Note 1)	0.5	_	μS	transmission can start.		
IS50	Св	Bus Capacitive Lo	ading	_	400	pF			

**Note 1:** Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

TABLE 28-34: ADC MODULE SPECIFICATIONS

AC CHA	ARACTERIS	STICS	Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Conditions	
Device	Supply							
AD01	AVDD	Module VDD Supply	Greater of VDD – 0.3 or 2.5	_	Lesser of VDD + 0.3 or 3.6	V		
AD02	AVss	Module Vss Supply	Vss	_	Vss + 0.3	V		
Referen	ce Inputs							
AD05	VREFH	Reference Voltage High	AVss + 2.0	_	AVDD	V	(Note 1)	
AD05a			2.5		3.6	V	VREFH = AVDD (Note 3)	
AD06	VREFL	Reference Voltage Low	AVss		VREFH – 2.0	V	(Note 1)	
AD07	VREF	Absolute Reference Voltage (VREFH – VREFL)	2.0	_	AVDD	V	(Note 3)	
AD08	IREF	Current Drain		250 —	400 3	μ <b>Α</b> μ <b>Α</b>	ADC operating ADC off	
Analog	Input							
AD12	VINH-VINL	Full-Scale Input Span	VREFL		VREFH	V		
	VINL	Absolute VINL Input Voltage	AVss – 0.3		AVDD/2	٧		

Note 1: These parameters are not characterized or tested in manufacturing.

- 2: With no missing codes.
- **3:** These parameters are characterized, but not tested in manufacturing.

TABLE 28-34: ADC MODULE SPECIFICATIONS (CONTINUED)

AC CHA	ARACTERI	STICS	Standard Op (unless othe Operating ter	rwise state	ed)		<b>3.6V</b> 5°C for Industrial
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Conditions
	VIN	Absolute Input Voltage	AVss - 0.3		AVDD + 0.3	V	
		Leakage Current	_	+/- 0.001	+/-0.610	μА	VINL = AVSS = VREFL = 0V, AVDD = VREFH = $3.3$ V Source Impedance = $10$ K $\Omega$
AD17	Rin	Recommended Impedance of Analog Voltage Source	_	_	5K	Ω	(Note 1)
ADC Ad	ccuracy - N	Measurements with Exte	rnal VREF+/VR	EF-			
AD20c	Nr	Resolution	1	0 data bits		bits	
AD21c	INL	Integral Nonlinearity	_	_	<+/-1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V
AD22c	DNL	Differential Nonlinearity	_	_	<+/-1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V (Note 2)
AD23c	GERR	Gain Error	_	_	<+/-1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V
AD24n	EOFF	Offset Error	_	_	<+/-1	LSb	VINL = AVSS = 0V, AVDD = 3.3V
AD25c	_	Monotonicity	_	_	_	_	Guaranteed
ADC A	ccuracy - N	Measurements with Inter	nal VREF+/VRE	EF-		•	
AD20d	Nr	Resolution	1	0 data bits		bits	(Note 3)
AD21d	INL	Integral Nonlinearity	_	_	<+/-1	LSb	VINL = AVSS = 0V, AVDD = 2.5V to 3.6V (Note 3)
AD22d	DNL	Differential Nonlinearity	_	_	<+/-1	LSb	VINL = AVSS = 0V, AVDD = 2.5V to 3.6V (Notes 2, 3)
AD23d	GERR	Gain Error	_	_	<+/-4	LSb	VINL = AVSS = 0V, AVDD = 2.5V to 3.6V (Note 3)
AD24d	EOFF	Offset Error	_	_	<+/-2	LSb	VINL = AVSS = 0V, AVDD = 2.5V to 3.6V (Note 3)
AD25d	_	Monotonicity	_	_	_		Guaranteed

Note 1: These parameters are not characterized or tested in manufacturing.

- **2:** With no missing codes.
- **3:** These parameters are characterized, but not tested in manufacturing.

# PIC32MX3XX/4XX

TABLE 28-35: 10-BIT CONVERSION RATE PARAMETERS

	PI	C32MX 10-	bit A/D C	onverter Co	nversion Rates	s (Note 2)
ADC Speed	TAD Minimum	Sampling Time Min	Rs Max	VDD	Temperature	ADC Channels Configuration
1 MIPS to 400 ksps (Note 1)	65 ns	132 ns	500Ω	3.0V to 3.6V	-40°C to +85°C	ANX CHX ADC
Up to 400 ksps	200 ns	200 ns	5.0 kΩ	2.5V to 3.6V	-40°C to +85°C	ANX ANX OF VREF-
Up to 300 ksps	200 ns	200 ns	5.0 kΩ	2.5V to 3.6V	-40°C to +85°C	ANX CHX ANX OT VREF- ANX OT VREF- ANX OT VREF-

**Note 1:** External VREF- and VREF+ pins must be used for correct operation.

**2:** These parameters are characterized, but not tested in manufacturing.

TABLE 28-36: A/D CONVERSION TIMING REQUIREMENTS


AC CHA	ARACTER	EISTICS	Standard Operating Conditions: 2.5V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial					
Param. No.	Symbol	Characteristics	Min.	Typical <sup>(1)</sup>	Max.	Units	Conditions	
Clock P	arameter	s						
AD50	TAD	A/D Clock Period (Note 2)	65	_	_	nsec	See Table 28-35.	
AD51	TRC	A/D Internal RC Oscillator Period	_	250	_	nsec	(Note 3)	
Conver	sion Rate							
AD55	TCONV	Conversion Time	_	12 TAD	_	_	_	
AD56	FCNV	Throughput Rate	_	_	1000	KSPS	AVDD = 3.0V to 3.6V	
		(Sampling Speed)	_	_	400	KSPS	AVDD = 2.5V to 3.6V	
AD57	TSAMP	Sample Time	1	_	31	TAD	Tsamp must be ≥ 132 nsec.	
Timing	Paramete	rs						
AD60	TPCS	Conversion Start from Sample Trigger <sup>(3)</sup>		1.0 TAD		_	Auto-Convert Trigger (SSRC<2:0> = 111) not selected.	
AD61	TPSS	Sample Start from Setting Sample (SAMP) bit	0.5 TAD	_	1.5 TAD	_	_	
AD62	TCSS	Conversion Completion to Sample Start (ASAM = 1) (Note 3)	_	0.5 TAD	_	_	_	
AD63	TDPU	Time to Stabilize Analog Stage from A/D OFF to A/D ON (Note 3)	_	_	2	μS	_	

**Note 1:** These parameters are characterized, but not tested in manufacturing.

**<sup>2:</sup>** Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

**<sup>3:</sup>** Characterized by design but not tested.

FIGURE 28-18: A/D CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 0, SSRC<2:0> = 000)



- 1 Software sets ADxCON. SAMP to start sampling.
- 2 Sampling starts after discharge period. TSAMP is described in the "PIC32MX Family Reference Manual" (DS61132).
- (3) Software clears ADxCON. SAMP to start conversion.
- 4 Sampling ends, conversion sequence starts.
- (5) Convert bit 9.
- 6 Convert bit 8.
- (7) Convert bit 0.
- (8) One TAD for end of conversion.

FIGURE 28-19: A/D CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001





FIGURE 28-20: PARALLEL SLAVE PORT TIMING



**TABLE 28-37: PARALLEL SLAVE PORT REQUIREMENTS** 

AC CHARACTERISTICS				Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40 $^{\circ}$ C $\leq$ TA $\leq$ +85 $^{\circ}$ C for Industrial					
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Typical	Max.	Units	Conditions		
PS1	TdtV2wrH	Data In Valid before WR or CS Inactive (setup time)	20	_	_	nsec			
PS2	TwrH2dtI	WR or CS Inactive to Data– In Invalid (hold time)	20		_	nsec			
PS3	TrdL2dtV	RD and CS Active to Data– Out Valid	1		60	nsec			
PS4	TrdH2dtl	RD Active or CS Inactive to Data– Out Invalid	0	_	10	nsec			
PS5	Tcs	CS Active Time	25	_	_	nsec			
PS6	Twr	WR Active Time	25	_	_	nsec			
PS7	TRD	RD Active Time	25	_	_	nsec			

Note 1: These parameters are characterized, but not tested in manufacturing.




TABLE 28-38: PARALLEL MASTER PORT READ TIMING REQUIREMENTS

AC CHA	ARACTER	ISTICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C $\leq$ TA $\leq$ +85°C for Industrial						
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min. Typical Max. Units Condi						
PM1	TLAT	PMALL/PMALH Pulse Width	_	1 Трв		_			
PM2	TADSU	Address Out Valid to PMALL/PMALH Invalid (address setup time)	_	2 Трв	_	_			
PM3	TADHOLD	PMALL/PMALH Invalid to Address Out Invalid (address hold time)	_	1 Трв	_	_			
PM4	TAHOLD	PMRD Inactive to Address Out Invalid (address hold time)	1		_	nsec			
PM5	TRD	PMRD Pulse Width	_	1 Трв	_	_			
PM6	TDSU	PMRD or PMENB Active to Data In Valid (data setup time)	5	_	_	nsec			
PM7	TDHOLD	PMRD or PMENB Inactive to Data In Invalid (data hold time)	_	0	_	nsec			

Note 1: These parameters are characterized, but not tested in manufacturing.

FIGURE 28-22: PARALLEL MASTER PORT WRITE TIMING DIAGRAM




TABLE 28-39: PARALLEL MASTER PORT WRITE TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C $\leq$ TA $\leq$ +85°C for Industrial					
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Typical	Max.	Units	Conditions	
PM11	Twr	PMWR Pulse Width	_	1 Трв		_		
PM12	Tovsu	Data Out Valid before PMWR or PMENB goes Inactive (data setup time)	_	2 Трв	_	_		
PM13	TDVHOLD	PMWR or PMEMB Invalid to Data Out Invalid (data hold time)	_	1 Трв	_	_		


Note 1: These parameters are characterized, but not tested in manufacturing.

**TABLE 28-40: OTG ELECTRICAL SPECIFICATIONS** 

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C $\leq$ TA $\leq$ +85°C for Industrial					
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Тур	Max.	Units	Conditions	
USB313	Vusb	USB Voltage	3.0	_	3.6	V	Voltage on bus must be in this range for proper USB operation.	
USB315	VILUSB	Input Low Voltage for USB Buffer		_	0.8	V		
USB316	VIHUSB	Input High Voltage for USB Buffer	2.0	_	_	V		
USB318	VDIFS	Differential Input Sensitivity		_	0.2	V		
USB319	VCM	Differential Common Mode Range	0.8	_	2.5	V	The difference between D+ and D- must exceed this value while VCM is met.	
USB320	Zout	Driver Output Impedance	28.0	_	44.0	Ω		
USB321	Vol	Voltage Output Low	0.0	_	0.3	V	1.5 k $\Omega$ load connected to 3.6V	
USB322	Voн	Voltage Output High	2.8	_	3.6	V	1.5 $k\Omega$ load connected to ground	

Note 1: These parameters are characterized, but not tested in manufacturing.





# PIC32MX3XX/4XX

**TABLE 28-41: EJTAG TIMING REQUIREMENTS** 

AC CHARACTERISTICS		Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C $\leq$ TA $\leq$ +85°C for Industrial				
Param. No.	Symbol	Description <sup>(1)</sup>	Min.	Max.	Units	Conditions
EJ1	Ттсксүс	TCK Cycle Time	25	_	nsec	
EJ2	TTCKHIGH	TCK High Time	10	_	nsec	
EJ3	TTCKLOW	TCK Low Time	10	_	nsec	
EJ4	TTSETUP	TAP Signals Setup Time Before Rising TCK	5	_	nsec	
EJ5	TTHOLD	TAP Signals Hold Time After Rising TCK	3	_	nsec	
EJ6	TTDOOUT	TDO Output Delay Time From Falling TCK	_	5	nsec	
EJ7	TTDOZSTATE	TDO 3-State Delay Time From Falling TCK	_	5	nsec	
EJ8	TTRSTLOW	TRST Low Time	25		nsec	
EJ9	TRF	TAP Signals Rise/Fall Time, All Input and Output	_	_	nsec	

Note 1: These parameters are characterized, but not tested in manufacturing.

### 29.0 PACKAGING INFORMATION

## 29.1 Package Marking Information

64-Lead TQFP (10x10x1 mm)



100-Lead TQFP (12x12x1 mm)



64-Lead QFN (9x9x0.9 mm)



Example



Example



Example



```
Legend: XX...X Customer-specific information
Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code
Pb-free JEDEC designator for Matte Tin (Sn)
* This package is Pb-free. The Pb-free JEDEC designator (e3)
can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available
```


characters for customer-specific information.

## 29.2 Package Details

The following sections give the technical details of the packages.

## □□Lead Plastic Thin Quad Flatpack PT □□ x □ x □ mm Body □□□ □ mm [TQFP]

Note ☐ For the most current package drawings please see the Microchip Packaging Specification located at ☐ http://www.microchip.com/packaging



	Units		MILLIMETERS		
	Dimension 11 imits	MIN	NOM	MAX	
Number of Leads	N				
Lead Pitch	е		BSC		
Overall Height	A	-	_		
Molded Package Thickness	A□				
Standoff	A□		_		
Foot@ength	L				
Footprint	L		□□□REF		
Foot Angle	ф	□°		Ľ	
Overall Width	E		BSC		
Overall Length	D		BSC		
Molded Package Width	Ε□		BSC		
Molded Package Length	D□		BSC		
Lead Thickness	С		_		
Lead®Width	b				
Mold Draft Angle Top	α	П°			
Mold Draft Angle Bottom	β	□°			


#### Notes□

- ☐ Chamfers at corners are optional size may vary
- Dimensions Dand Eado not include mold flash or protrusions Mold flash or protrusions shall not exceed dimensions because in the contract of th
- □□ Dimensioning and tolerancing per ASME Y □□□M□
  - BSC Basic Dimension Theoretically exact value shown without tolerances
  - $REF \square Reference \square bimension \square usually \square without \square tolerance \square for \square hormation \square purposes \square holy \square tolerance \square for \square hormation \square hormatio$

Microchip Technology Drawing C

## Lead Plastic Thin Quad Flatpack PT Lax x mm Body mm TQFP]

□ For the most current package drawings please see the Microchip Packaging Specification located at http www.microchip.com packaging



Units **MILLIMETERS Dimension Limits** MIN NOM MAX Contact Pitch 0.50 BSC Ε Contact Pad Spacing C1 11.40 C2 11.40 Contact Pad Spacing 0.30 Contact Pad Width (X64) X1 Contact Pad Length (X64) Y1 1.50 Distance Between Pads G 0.20

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085A

DS61143F-page 159

# 64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-149B Sheet 1 of 2

## 64-Lead Plastic Quad Flat, No Lead Package (MR) - 9x9x0.9 mm Body [QFN]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	N	ILLIMETER	S
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N		64	
Pitch	е		0.50 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	Е		9.00 BSC	
Exposed Pad Width	E2	7.05	7.15	7.50
Overall Length	D		9.00 BSC	
Exposed Pad Length	D2	7.05	7.15	7.50
Contact Width	b	0.18	0.25	0.30
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	-	-

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-149B Sheet 2 of 2

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 0.40 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	Е		0.50 BSC	
Optional Center Pad Width	W2			7.35
Optional Center Pad Length	T2			7.35
Contact Pad Spacing	C1		8.90	
Contact Pad Spacing	C2		8.90	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			0.85
Distance Between Pads	G	0.20		


#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2149A

## \_\_\_Lead Plastic Thin Quad Flatpack PT - - - x - x - mm Body - - mm [TQFP]



	Units		MILLIMETERS	3
[	Dimension Limits	MIN	NOM	MAX
Number of Leads	N			
Lead Pitch	е		BSC	
Overall Height	Α	ı	_	
Molded Package Thickness	A□			
Standoff Ⅲ	A□		_	
Footilength	L			
Footprint	L□			
Foot Angle	ф	°	°	□°
Overall Width	E		BSC	
Overall Length	D		BSC	
Molded Package Width	EΠ		BSC	
Molded Package Length	D□		BSC	
Lead⊡hickness	С		_	
Lead Width	b			
Mold <sup>®</sup> Draft <sup>®</sup> Angle <sup>®</sup> Top	α			
Mold@raft@Angle@bottom	β	□°		


#### Notes□

- ☐ Pin ☐ visual index feature may vary ☐ but must be focated within the hatched area ☐
- □□ Chamfers at corners are optional size may vary □
- Dimensions Dand Eado not include mold flash or protrusions Mold flash or protrusions shall not exceed with mm per side
- □□ Dimensioning and tolerancing per ASME Y □□□ M □
  - BSC Basic Dimension Theoretically exact value shown without tolerances
  - $REF \_Reference \_Dimension \_usually \_without \_tolerance \_for \_information \_purposes \_only \_$

Microchip Technology Drawing C

## **Lead Plastic Thin Quad Flatpack PT - Lead Plastic Thin Quad Flatpack PT - Lead Plastic Thin Quad Flatpack**

Note For the most current package drawings please see the Microchip Packaging Specification to cated at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.40 BSC	
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X100)	X1			0.20
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2100A

### APPENDIX A: REVISION HISTORY

## Revision E (July 2008)

 Updated the PIC32MX340F128H features in Table 1 to include 4 programmable DMA channels.

## Revision F (June 2009)

This revision includes minor typographical and formatting changes throughout the data sheet text.

Global changes include:

- Changed all instances of OSCI to OSC1 and OSCO to OSC2
- Changed all instances of VDDCORE and VDDCORE/VCAP to VCAP/VDDCORE
- Deleted registers in most sections, refer to the related section of the PIC32MX3XX/4XX Family Reference Manual (DS61132).

The other changes are referenced by their respective section in the following table.

TABLE A-1: MAJOR SECTION UPDATES

Section Name	Update Description		
"High-Performance 80 MHz MIPS- Based 32-bit Flash Microcontroller 64/100-Pin General Purpose and USB"	Added a Packages" column to Table 1 and Table 2.  Corrected all pin diagrams to update the following pin names.  Previous: Current:  PGC!/EMUC1 PGEC1  PGD!/EMUD1 PGED1  PGC2/EMUC2 PGEC2  PGD2/EMUD2 PGED2  Shaded appropriate pins in each diagram to indicate which pins are 5V tolerant.  Added 64-Lead QFN package pin diagrams, one for General Purpose and one for USB.		
Section 1.0 "Device Overview"	Reconstructed Figure 1-1 to include Timers, ADC, and RTCC in the block diagram.		
Section 2.0 "Guidelines for Getting Started with 32-bit Microcontrollers"	Added a new section to the data sheet that provides the following information:  Basic Connection Requirements  Capacitors  Master Clear PIN  ICSP Pins  External Oscillator Pins  Configuration of Analog and Digital Pins  Unused I/Os		
Section 4.0 "Memory Organization"	Updated the memory maps, Figure 4-1 through Figure 4-6. All summary peripheral register maps were relocated to <b>Section 4.0</b> "Memory Organization".		
Section 7.0 "Interrupt Controller"	Removed the "Address" column from Table 7-1.		
Section 12.0 "I/O Ports"	Added a second paragraph to <b>Section 12.1.3 "Analog Inputs"</b> to clarify that all pins that share ANx functions are analog by default, because the AD1PCFG register has a default value of 0x0000.		
Section 26.0 "Special Features"	Modified bit names and locations in Register 26-5 "DEVID: Device and Revision ID Register".  Replaced "TSTARTUP" with "TPU", and "64-ms nominal delay" with "TPWRT", in Section 26.3.1 "On-Chip Regulator and POR".  The information that appeared in the Watchdog Timer and the Programming and Diagnostics sections of 61143E version of this data sheet has been incorporated into the Special Features section:  Section 26.2 "Watchdog Timer (WDT)"  Section 26.4 "Programming and Diagnostics"		

# PIC32MX3XX/4XX

TABLE A-1: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
Section 28.0 "Electrical	In Section 28.1 "DC Characteristics":
Characteristics"	Added the 64-Lead QFN package to Table 28-3.
	Updated data in Table 28-5.
	Updated data in Table 28-7.
	Updated data in <b>Section 28.2 "AC Characteristics and Timing Parameters"</b> , Table 28-4, Table 28-5, Table 28-7 and Table 28-8.
	Updated data in Table 28-10.
	Added OS42 parameter to Table 28-17.
	Replaced Table 28-23.
	Replaced Table 28-24.
	Replaced Table 28-25.
	Updated Table 28-36.
Section 29.0 "Packaging Information"	Added 64-Lead QFN package marking information to Section 29.1 "Package Marking Information".
	Added the 64-Lead QFN (MR) package drawing and land pattern to Section 29.2 "Package Details".
"Product Identification System"	Added the MR package designator for the 64-Lead (9x9x0.9) QFN.

# **INDEX**


A	Pinout I/O Descriptions (table) 12
AC Characteristics 128	Power-on Reset (POR)
Internal RC Accuracy 130	and On-Chip Voltage Regulator 109
AC Electrical Specifications	S
Parallel Master Port Read Requirements 153 Parallel Master Port Write Requirements 154	Serial Peripheral Interface (SPI) 57, 67, 81, 89, 91, 100
Parallel Slave Port Requirements 152	Special Features 101
В	Т
Block Diagrams	Timer1 Module 59, 65, 73, 75
A/D Module 93	Timing Diagrams
Comparator I/O Operating Modes 95	10-bit A/D Conversion (CHPS = 01, SIMSAM = 0, ASAM = 0, SSRC = 000) 150
Comparator Voltage Reference 97	I2Cx Bus Data (Master Mode) 142
Connections for On-Chip Voltage Regulator 109 Input Capture 77	I2Cx Bus Data (Master Mode) 144
JTAG Compliant Application Showing Daisy-Chaining of	I2Cx Bus Start/Stop Bits (Master Mode) 142
Components 110	I2Cx Bus Start/Stop Bits (Slave Mode) 144
Output Compare Module 79	Input Capture (CAPx) 135
Reset System 57	OC/PWM 136
RTCC 91	Output Compare (OCx) 136
Type B Timer 19, 65, 75	Parallel Master Port Write 153, 154 Parallel Slave Port 152
UART 85 WDT 108	SPIx Master Mode (CKE = 0) 137
Brown-out Reset (BOR)	SPIx Master Mode (CKE = 1) 138
and On-Chip Voltage Regulator 109	SPIx Slave Mode (CKE = 0) 139
and an amp ranaga ragamen rea	SPIx Slave Mode (CKE = 1) 141
C	Timer1, 2, 3, 4, 5, 6, 7, 8, 9 External Clock 134
Comparator	Transmission (8-bit or 9-bit Data) 86
Operation 96	UART Reception with Receive Overrun 87
Comparator Voltage Reference	Timing Requirements CLKO and I/O 131
Configuring 98	Timing Specifications
CPU Module 15, 19	I2Cx Bus Data Requirements (Master Mode) 142
D	I2Cx Bus Data Requirements (Slave Mode) 144
	Output Compare Requirements 136
DC Characteristics 120 I/O Pin Input Specifications 124	Simple OC/PWM Mode Requirements 136
I/O Pin Output Specifications 125	SPIx Master Mode (CKE = 0) Requirements 137 SPIx Master Mode (CKE = 1) Requirements 138
Idle Current (IDLE) 122	SPIx Slave Mode (CKE = 1) Requirements 141
Operating Current (IDD) 121	of the diate mode (one - 1) hogalie mone 111
Power-Down Current (IPD) 123	V
Program Memory 125	VDDCORE/VCAP Pin 108
Temperature and Voltage Specifications 120	Voltage Reference Specifications 126
E	Voltage Regulator (On-Chip) 108
Electrical Characteristics 119	W
AC 128	Watchdog Timer
Errata 10	Operation 108
F	WWW, On-Line Support 10
Flash Program Memory 55 RTSP Operation 55	
I	
I/O Ports 71, 85	
Parallel I/O (PIO) 72	
P	
Packaging 157	
Details 158	
Marking 157	
PIC32 Family LISB Interface Diagram 70	

# PIC32MX3XX/4XX

NOTES:

## **Product Identification System**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.





# WORLDWIDE SALES AND SERVICE

#### **AMERICAS**

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Fax: 480-792-7277 Technical Support:

http://support.microchip.com

Web Address: www.microchip.com

**Atlanta** 

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago

Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** 

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto

Mississauga, Ontario,

Canada

Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

**Asia Pacific Office** 

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon

Hong Kong Tel: 852-2401-1200

Fax: 852-2401-3431

**Australia - Sydney** Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Hong Kong SAR

Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai

Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xiamen

Tel: 86-592-2388138 Fax: 86-592-2388130

China - Xian

Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Zhuhai

Tel: 86-756-3210040 Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore

Tel: 91-80-3090-4444 Fax: 91-80-3090-4080

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama

Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu

Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur

Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang

Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila

Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu

Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung

Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei

Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok

Tel: 66-2-694-1351 Fax: 66-2-694-1350

### **EUROPE**

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** 

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen

Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham

Tel: 44-118-921-5869 Fax: 44-118-921-5820

03/26/09