


# **STM32F205xx STM32F207xx**

ARM-based 32-bit MCU, 150DMIPs, up to 1 MB Flash/128+4KB RAM, USB OTG HS/FS, Ethernet, 17 TIMs, 3 ADCs, 15 comm. interfaces & camera

Datasheet - production data

#### **Features**

- Core: ARM 32-bit Cortex™-M3 CPU (120 MHz max) with Adaptive real-time accelerator (ART Accelerator™ allowing 0-wait state execution performance from Flash memory, MPU, 150 DMIPS/1.25 DMIPS/MHz (Dhrystone 2.1)
- Memories
  - Up to 1 Mbyte of Flash memory
  - 512 bytes of OTP memory
  - Up to 128 + 4 Kbytes of SRAM
  - Flexible static memory controller that supports Compact Flash, SRAM, PSRAM, NOR and NAND memories
  - LCD parallel interface, 8080/6800 modes
- Clock, reset and supply management
  - From 1.8 to 3.6 V application supply+I/Os
  - POR, PDR, PVD and BOR
  - 4 to 26 MHz crystal oscillator
  - Internal 16 MHz factory-trimmed RC
  - 32 kHz oscillator for RTC with calibration
  - Internal 32 kHz RC with calibration
- Low power
  - Sleep, Stop and Standby modes
  - V<sub>BAT</sub> supply for RTC, 20 × 32 bit backup registers, and optional 4 KB backup SRAM
- 3 × 12-bit, 0.5 μs ADCs with up to 24 channels and up to 6 MSPS in triple interleaved mode
- 2 × 12-bit D/A converters
- General-purpose DMA: 16-stream controller with centralized FIFOs and burst support
- Up to 17 timers
  - Up to twelve 16-bit and two 32-bit timers, up to 120 MHz, each with up to 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder input
- Debug mode: Serial wire debug (SWD), JTAG, and Cortex-M3 Embedded Trace Macrocell™



- Up to 140 I/O ports with interrupt capability:
  - Up to 136 fast I/Os up to 60 MHz
  - Up to 138 5 V-tolerant I/Os
- Up to 15 communication interfaces
  - Up to  $3 \times I^2C$  interfaces (SMBus/PMBus)
  - Up to 4 USARTs and 2 UARTs (7.5 Mbit/s, ISO 7816 interface, LIN, IrDA, modem ctrl)
  - Up to 3 SPIs (30 Mbit/s), 2 with muxed I<sup>2</sup>S to achieve audio class accuracy via audio PLL or external PLL
  - 2 × CAN interfaces (2.0B Active)
  - SDIO interface
- · Advanced connectivity
  - USB 2.0 full-speed device/host/OTG controller with on-chip PHY
  - USB 2.0 high-speed/full-speed device/host/OTG controller with dedicated DMA, on-chip full-speed PHY and ULPI
  - 10/100 Ethernet MAC with dedicated DMA: supports IEEE 1588v2 hardware, MII/RMII
- 8- to 14-bit parallel camera interface (48 Mbyte/s max.)

CRC calculation unit

96-bit unique ID

Table 1. Device summary

Reference	Part number
STM32F205xx	STM32F205RB, STM32F205RC, STM32F205RE, STM32F205RF, STM32F205RG, STM32F205VB, STM32F205VC, STM32F205VE, STM32F205VF, STM32F205VC, STM32F205ZE, STM32F205ZF, STM32F205ZG
STM32F207xx	STM32F207IC, STM32F207IE, STM32F207IF, STM32F207IG, STM32F207ZC, STM32F207ZE, STM32F207ZF, STM32F207ZG, STM32F207VC, STM32F207VE, STM32F207VG

Contents STM32F20xxx

# **Contents**

1	Intro	Introduction										
2	Desc	ription	11									
	2.1	Full compatibility throughout the family	15									
3	Func	Functional overview										
	3.1	ARM <sup>®</sup> Cortex™-M3 core with embedded Flash and SRAM	18									
	3.2	Adaptive real-time memory accelerator (ART Accelerator™)	18									
	3.3	Memory protection unit	18									
	3.4	Embedded Flash memory	19									
	3.5	CRC (cyclic redundancy check) calculation unit	19									
	3.6	Embedded SRAM	19									
	3.7	Multi-AHB bus matrix	19									
	3.8	DMA controller (DMA)	20									
	3.9	Flexible static memory controller (FSMC)	21									
	3.10	Nested vectored interrupt controller (NVIC)	21									
	3.11	External interrupt/event controller (EXTI)	22									
	3.12	Clocks and startup	22									
	3.13	Boot modes	22									
	3.14	Power supply schemes	22									
	3.15	Power supply supervisor	23									
	3.16	Voltage regulator	23									
		3.16.1 Regulator ON	23									
		3.16.2 Regulator OFF										
		3.16.3 Regulator ON/OFF and internal reset ON/OFF availability	28									
3	3.17	Real-time clock (RTC), backup SRAM and backup registers	28									
	3.18	Low-power modes	29									
	3.19	V <sub>BAT</sub> operation	29									
	3.20	Timers and watchdogs										
2.1 3 Fu 3.1 3.2 3.3 3.4 3.5 3.6 3.7 3.8 3.9 3.1 3.1 3.1 3.1 3.1 3.1 3.1 3.1 3.1 3.1		3.20.1 Advanced-control timers (TIM1, TIM8)										
		3.20.2 General-purpose timers (TIMx)										
		3.20.3 Basic timers TIM6 and TIM7	31									



		3.20.4	Independent watchdog	32
		3.20.5	Window watchdog	32
		3.20.6	SysTick timer	32
	3.21	Inter-int	tegrated circuit interface (I <sup>2</sup> C)	. 32
	3.22		al synchronous/asynchronous receiver transmitters s/USARTs)	. 32
	3.23	Serial p	peripheral interface (SPI)	. 33
	3.24	Inter-int	tegrated sound (I <sup>2</sup> S)	. 33
	3.25	SDIO		. 33
	3.26	Etherne	et MAC interface with dedicated DMA and IEEE 1588 support	. 34
	3.27	Control	ler area network (CAN)	. 34
	3.28	Univers	al serial bus on-the-go full-speed (OTG_FS)	. 35
	3.29	Univers	al serial bus on-the-go high-speed (OTG_HS)	. 35
	3.30	Audio F	PLL (PLLI2S)	. 36
	3.31	Digital o	camera interface (DCMI)	. 36
	3.32	True ra	ndom number generator (RNG)	. 36
	3.33	GPIOs	(general-purpose inputs/outputs)	. 36
	3.34	ADCs (	analog-to-digital converters)	. 37
	3.35	DAC (d	igital-to-analog converter)	. 37
	3.36	Temper	ature sensor	. 37
	3.37	Serial w	vire JTAG debug port (SWJ-DP)	. 38
	3.38	Embed	ded Trace Macrocell™	. 38
4	Pino	uts and	pin description	. 39
5	Mem	ory map	pping	. 64
6	Elect	rical ch	aracteristics	. 66
	6.1	Parame	eter conditions	. 66
		6.1.1	Minimum and maximum values	66
		6.1.2	Typical values	
		6.1.3	Typical curves	
		6.1.4	Loading capacitor	
		6.1.5 6.1.6	Pin input voltage  Power supply scheme	
		0.1.0	r ower suppry scrience	07

Contents STM32F20xxx

		6.1.7	Current consumption measurement	68
	6.2	Absolu	te maximum ratings	68
	6.3	Operat	ing conditions	69
		6.3.1	General operating conditions	69
		6.3.2	VCAP1/VCAP2 external capacitor	72
		6.3.3	Operating conditions at power-up / power-down (regulator ON)	73
		6.3.4	Operating conditions at power-up / power-down (regulator OFF)	73
		6.3.5	Embedded reset and power control block characteristics	74
		6.3.6	Supply current characteristics	75
		6.3.7	Wakeup time from low-power mode	86
		6.3.8	External clock source characteristics	87
		6.3.9	Internal clock source characteristics	90
		6.3.10	PLL characteristics	92
		6.3.11	PLL spread spectrum clock generation (SSCG) characteristics	95
		6.3.12	Memory characteristics	96
		6.3.13	EMC characteristics	99
		6.3.14	Absolute maximum ratings (electrical sensitivity)	100
		6.3.15	I/O current injection characteristics	101
		6.3.16	I/O port characteristics	
		6.3.17	NRST pin characteristics	106
		6.3.18	TIM timer characteristics	107
		6.3.19	Communications interfaces	108
		6.3.20	12-bit ADC characteristics	121
		6.3.21	DAC electrical characteristics	
		6.3.22	Temperature sensor characteristics	
		6.3.23	V <sub>BAT</sub> monitoring characteristics	
		6.3.24	Embedded reference voltage	
		6.3.25	FSMC characteristics	
		6.3.26	Camera interface (DCMI) timing specifications	
		6.3.27	SD/SDIO MMC card host interface (SDIO) characteristics	
		6.3.28	RTC characteristics	149
7	Pack	cage cha	aracteristics	. 150
	7.1	Packag	ge mechanical data	. 150
	7.2	Therma	al characteristics	. 163
8	Part	number	ing	. 164

STM32	2F20xxx	Contents
9	Revision history	16!



List of tables STM32F20xxx

# List of tables

Table 1.	Device summary	1
Table 2.	STM32F205xx features and peripheral counts	12
Table 3.	STM32F207xx features and peripheral counts	
Table 4.	Regulator ON/OFF and internal reset ON/OFF availability	
Table 5.	Timer feature comparison	
Table 6.	USART feature comparison	
Table 7.	Legend/abbreviations used in the pinout table	
Table 8.	STM32F20x pin and ball definitions	
Table 9.	FSMC pin definition	
Table 10.	Alternate function mapping	
Table 11.	Voltage characteristics	
Table 12.	Current characteristics	69
Table 13.	Thermal characteristics	69
Table 14.	General operating conditions	69
Table 15.	Limitations depending on the operating power supply range	71
Table 16.	VCAP1/VCAP2 operating conditions	
Table 17.	Operating conditions at power-up / power-down (regulator ON)	73
Table 18.	Operating conditions at power-up / power-down (regulator OFF)	73
Table 19.	Embedded reset and power control block characteristics	74
Table 20.	Typical and maximum current consumption in Run mode, code with data processing	
	running from Flash memory (ART accelerator enabled) or RAM	76
Table 21.	Typical and maximum current consumption in Run mode, code with data processing	
	running from Flash memory (ART accelerator disabled)	77
Table 22.	Typical and maximum current consumption in Sleep mode	80
Table 23.	Typical and maximum current consumptions in Stop mode	82
Table 24.	Typical and maximum current consumptions in Standby mode	83
Table 25.	Typical and maximum current consumptions in V <sub>BAT</sub> mode	83
Table 26.	Peripheral current consumption	84
Table 27.	Low-power mode wakeup timings	
Table 28.	High-speed external user clock characteristics	
Table 29.	Low-speed external user clock characteristics	
Table 30.	HSE 4-26 MHz oscillator characteristics	
Table 31.	LSE oscillator characteristics (f <sub>LSE</sub> = 32.768 kHz)	
Table 32.	HSI oscillator characteristics	
Table 33.	LSI oscillator characteristics	
Table 34.	Main PLL characteristics	
Table 35.	PLLI2S (audio PLL) characteristics	
Table 36.	SSCG parameters constraint	
Table 37.	Flash memory characteristics	
Table 38.	Flash memory programming	97
Table 39.	Flash memory programming with V <sub>PP</sub>	98
Table 40.	Flash memory endurance and data retention	98
Table 41.	EMS characteristics	
Table 42.	EMI characteristics	
Table 43.	ESD absolute maximum ratings	
Table 44.	Electrical sensitivities	
Table 45.	I/O current injection susceptibility	
1 2 N A / A	I/O static characteristics	102



STM32F20xxx List of tables

Table 47.	Output voltage characteristics	104
Table 48.	I/O AC characteristics	104
Table 49.	NRST pin characteristics	106
Table 50.	Characteristics of TIMx connected to the APB1 domain	107
Table 51.	Characteristics of TIMx connected to the APB2 domain	108
Table 52.	I <sup>2</sup> C characteristics	
Table 53.	SCL frequency (f <sub>PCLK1</sub> = 30 MHz.,V <sub>DD</sub> = 3.3 V)	
Table 54.	SPI characteristics	
Table 55.	I <sup>2</sup> S characteristics	
Table 56.	USB OTG FS startup time	
Table 57.	USB OTG FS DC electrical characteristics	
Table 58.	USB OTG FS electrical characteristics	
Table 59.	USB HS DC electrical characteristics	
Table 60.	Clock timing parameters	
Table 61.	ULPI timing	
Table 62.	Ethernet DC electrical characteristics	
Table 63.	Dynamics characteristics: Ethernet MAC signals for SMI	
Table 64.	Dynamics characteristics: Ethernet MAC signals for RMII	
Table 65.	Dynamics characteristics: Ethernet MAC signals for MII	
Table 66.	ADC characteristics	
Table 67.	ADC accuracy	
Table 68.	DAC characteristics	
Table 69.	TS characteristics	
Table 70.	V <sub>BAT</sub> monitoring characteristics	
Table 71.	Embedded internal reference voltage	
Table 72.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings	
Table 73.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings	
Table 74.	Asynchronous multiplexed PSRAM/NOR read timings	
Table 75.	Asynchronous multiplexed PSRAM/NOR write timings	
Table 76.	Synchronous multiplexed NOR/PSRAM read timings	
Table 77.	Synchronous multiplexed PSRAM write timings	
Table 78.	Synchronous non-multiplexed NOR/PSRAM read timings	
Table 79.	Synchronous non-multiplexed PSRAM write timings	139
Table 80.	Switching characteristics for PC Card/CF read and write cycles in	444
Table 01	attribute/common space	
Table 81.	Switching characteristics for PC Card/CF read and write cycles in I/O space	
Table 82.	Switching characteristics for NAND Flash read cycles	
Table 83.	Switching characteristics for NAND Flash write cycles	
Table 84.	DCMI characteristics	
Table 85.	SD / MMC characteristics	
Table 86.	RTC characteristics	
Table 87.		
Table 88.	WLCSP64+2 - 0.400 mm pitch wafer level chip size package mechanical data	
Table 89.	LQPF100 – 14 x 14 mm 100-pin low-profile quad flat package mechanical data	
Table 90.	LQFP144 20 x 20 mm, 144-pin low-profile quad flat package mechanical data	157
Table 91.	LQFP176 - Low profile quad flat package 24 × 24 × 1.4 mm package mechanical data	150
Table 92.	UFBGA176+25 - ultra thin fine pitch ball grid array 10 × 10 × 0.6 mm mechanical data .	
Table 92.	Package thermal characteristics	
Table 93.	Ordering information scheme	
Table 94.	Document revision history	
Table 3J.	Dodamont revision mistory	100



List of figures STM32F20xxx

# **List of figures**

Figure 1.	Compatible board design between STM32F10xx and STM32F2xx	
	for LQFP64 package	15
Figure 2.	Compatible board design between STM32F10xx and STM32F2xx for LQFP100 package	16
Figure 3.	Compatible board design between STM32F10xx and STM32F2xx	10
i igui e 5.	for LQFP144 package	16
Figure 4.	STM32F20x block diagram	
Figure 5.	Multi-AHB matrix	
Figure 6.	Regulator OFF/internal reset ON	
Figure 7.	Regulator OFF/internal reset OFF	
Figure 8.	Startup in regulator OFF: slow V <sub>DD</sub> slope	20
i iguio o.	- power-down reset risen after V <sub>CAP 1</sub> /V <sub>CAP 2</sub> stabilization	27
Figure 9.	Startup in regulator OFF: fast V <sub>DD</sub> slope	<del>_</del> .
ga. o o.	- power-down reset risen before $V_{CAP_1}/V_{CAP_2}$ stabilization	27
Figure 10.	STM32F20x LQFP64 pinout	39
Figure 11.	STM32F20x WLCSP64+2 ballout.	
Figure 12.	STM32F20x LQFP100 pinout	
Figure 13.	STM32F20x LQFP144 pinout	
Figure 14.	STM32F20x LQFP176 pinout.	
Figure 15.	STM32F20x UFBGA176 ballout	
Figure 16.	Memory map	
Figure 17.	Pin loading conditions	
Figure 18.	Pin input voltage	
Figure 19.	Power supply scheme	
Figure 20.	Current consumption measurement scheme	
Figure 21.	Number of wait states versus f <sub>CPU</sub> and V <sub>DD</sub> range	
Figure 22.	External capacitor C <sub>FXT</sub>	
Figure 23.	Typical current consumption vs temperature, Run mode, code with data	
<b>J</b>	processing running from RAM, and peripherals ON	78
Figure 24.	Typical current consumption vs temperature, Run mode, code with data	
<b>5</b> · ·	processing running from RAM, and peripherals OFF	78
Figure 25.	Typical current consumption vs temperature, Run mode, code with data	
J	processing running from Flash, ART accelerator OFF, peripherals ON	79
Figure 26.	Typical current consumption vs temperature, Run mode, code with data	
Ü	processing running from Flash, ART accelerator OFF, peripherals OFF	79
Figure 27.	Typical current consumption vs temperature in Sleep mode,	
Ü	peripherals ON	81
Figure 28.	Typical current consumption vs temperature in Sleep mode,	
Ü	peripherals OFF	81
Figure 29.	Typical current consumption vs temperature in Stop mode	
Figure 30.	High-speed external clock source AC timing diagram	
Figure 31.	Low-speed external clock source AC timing diagram	
Figure 32.	Typical application with an 8 MHz crystal	
Figure 33.	Typical application with a 32.768 kHz crystal	
Figure 34.	ACC <sub>HSI</sub> versus temperature	
Figure 35.	ACC <sub>I SI</sub> versus temperature	
Figure 36.	PLL output clock waveforms in center spread mode	
Figure 37.	PLL output clock waveforms in down spread mode	96



STM32F20xxx List of figures

Figure 38.	I/O AC characteristics definition	
Figure 39.	Recommended NRST pin protection	. 107
Figure 40.	I <sup>2</sup> C bus AC waveforms and measurement circuit	
Figure 41.	SPI timing diagram - slave mode and CPHA = 0	
Figure 42.	SPI timing diagram - slave mode and CPHA = 1	
Figure 43.	SPI timing diagram - master mode	
Figure 44.	I <sup>2</sup> S slave timing diagram (Philips protocol) <sup>(1)</sup>	
Figure 45.	I <sup>2</sup> S master timing diagram (Philips protocol) <sup>(1)</sup>	
Figure 46.	USB OTG FS timings: definition of data signal rise and fall time	
Figure 47.	ULPI timing diagram	
Figure 48.	Ethernet SMI timing diagram	
Figure 49.	Ethernet RMII timing diagram	. 119
Figure 50.	Ethernet MII timing diagram	. 120
Figure 51.	ADC accuracy characteristics	
Figure 52.	Typical connection diagram using the ADC	. 123
Figure 53.	Power supply and reference decoupling (V <sub>REF+</sub> not connected to V <sub>DDA</sub> )	
Figure 54.	Power supply and reference decoupling (V <sub>REF+</sub> connected to V <sub>DDA</sub> )	. 125
Figure 55.	12-bit buffered /non-buffered DAC	. 128
Figure 56.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms	
Figure 57.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms	. 131
Figure 58.	Asynchronous multiplexed PSRAM/NOR read waveforms	. 132
Figure 59.	Asynchronous multiplexed PSRAM/NOR write waveforms	
Figure 60.	Synchronous multiplexed NOR/PSRAM read timings	
Figure 61.	Synchronous multiplexed PSRAM write timings	
Figure 62.	Synchronous non-multiplexed NOR/PSRAM read timings	. 138
Figure 63.	Synchronous non-multiplexed PSRAM write timings	. 139
Figure 64.	PC Card/CompactFlash controller waveforms for common memory read access	. 141
Figure 65.	PC Card/CompactFlash controller waveforms for common memory write access	. 141
Figure 66.	PC Card/CompactFlash controller waveforms for attribute memory read	
	access	. 142
Figure 67.	PC Card/CompactFlash controller waveforms for attribute memory write	
	access	
Figure 68.	PC Card/CompactFlash controller waveforms for I/O space read access	
Figure 69.	PC Card/CompactFlash controller waveforms for I/O space write access	
Figure 70.	NAND controller waveforms for read access	
Figure 71.	NAND controller waveforms for write access	
Figure 72.	NAND controller waveforms for common memory read access	
Figure 73.	NAND controller waveforms for common memory write access	
Figure 74.	SDIO high-speed mode	
Figure 75.	SD default mode	
Figure 76.	LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package outline	
Figure 77.	Recommended footprint	
Figure 78.	WLCSP64+2 - 0.400 mm pitch wafer level chip size package outline	
Figure 79.	LQFP100, 14 x 14 mm 100-pin low-profile quad flat package outline	
Figure 80.	Recommended footprint	. 156
Figure 81.	LQFP144, 20 x 20 mm, 144-pin low-profile quad	455
	flat package outline	
Figure 82.	Recommended footprint	
Figure 83.	LQFP176 - Low profile quad flat package 24 × 24 × 1.4 mm, package outline	
Figure 84.	LQFP176 recommended footprint	. 161
Figure 85.	UFBGA176+25 - ultra thin fine pitch ball grid array 10 × 10 × 0.6 mm,	400
	package outline	. 162



Introduction STM32F20xxx

## 1 Introduction

10/178

This datasheet provides the description of the STM32F205xx and STM32F207xx lines of microcontrollers. For more details on the whole STMicroelectronics STM32<sup>™</sup> family, please refer to Section 2.1: Full compatibility throughout the family.

The STM32F205xx and STM32F207xx datasheet should be read in conjunction with the STM32F20x/STM32F21x reference manual. They will be referred to as STM32F20x devices throughout the document.

For information on programming, erasing and protection of the internal Flash memory, please refer to the STM32F20x/STM32F21x Flash programming manual (PM0059).

The reference and Flash programming manuals are both available from the STMicroelectronics website *www.st.com*.

For information on the Cortex™-M3 core please refer to the Cortex™-M3 Technical Reference Manual, available from the *www.arm.com* website at the following address: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0337e/.



STM32F20xxx Description

## 2 Description

The STM32F20x family is based on the high-performance ARM<sup>®</sup> Cortex<sup>™</sup>-M3 32-bit RISC core operating at a frequency of up to 120 MHz. The family incorporates high-speed embedded memories (Flash memory up to 1 Mbyte, up to 128 Kbytes of system SRAM), up to 4 Kbytes of backup SRAM, and an extensive range of enhanced I/Os and peripherals connected to two APB buses, three AHB buses and a 32-bit multi-AHB bus matrix.

The devices also feature an adaptive real-time memory accelerator (ART Accelerator™) which allows to achieve a performance equivalent to 0 wait state program execution from Flash memory at a CPU frequency up to 120 MHz. This performance has been validated using the CoreMark benchmark.

All devices offer three 12-bit ADCs, two DACs, a low-power RTC, twelve general-purpose 16-bit timers including two PWM timers for motor control, two general-purpose 32-bit timers. a true number random generator (RNG). They also feature standard and advanced communication interfaces. New advanced peripherals include an SDIO, an enhanced flexible static memory control (FSMC) interface (for devices offered in packages of 100 pins and more), and a camera interface for CMOS sensors. The devices also feature standard peripherals.

- Up to three I<sup>2</sup>Cs
- Three SPIs, two I<sup>2</sup>Ss. To achieve audio class accuracy, the I<sup>2</sup>S peripherals can be clocked via a dedicated internal audio PLL or via an external PLL to allow synchronization.
- 4 USARTs and 2 UARTs
- A USB OTG high-speed with full-speed capability (with the ULPI)
- A second USB OTG (full-speed)
- Two CANs
- An SDIO interface
- Ethernet and camera interface available on STM32F207xx devices only.

Note:

The STM32F205xx and STM32F207xx devices operate in the -40 to +105 °C temperature range from a 1.8 V to 3.6 V power supply. On devices in WLCSP64+2 package, if IRROFF is set to  $V_{DD}$ , the supply voltage can drop to 1.7 V when the device operates in the 0 to 70 °C temperature range using an external power supply supervisor (see Section 3.16).

A comprehensive set of power-saving modes allow the design of low-power applications.

STM32F205xx and STM32F207xx devices are offered in various packages ranging from 64 pins to 176 pins. The set of included peripherals changes with the device chosen. These features make the STM32F205xx and STM32F207xx microcontroller family suitable for a wide range of applications:

- Motor drive and application control
- Medical equipment
- Industrial applications: PLC, inverters, circuit breakers
- Printers, and scanners
- Alarm systems, video intercom, and HVAC
- Home audio appliances

Figure 4 shows the general block diagram of the device family.



Table 2. STM32F205xx features and peripheral counts

		STI	//32F205F	Rx				s	TM32F	205Zx					
Flash memory in	128	256	512	768	1024	128	256	512	768	1024	256	512	768	1024	
SRAM in Kbytes (SRAM1+SRAM2)		64 96 128 (48+16) (80+16) (112+16)				64 (48+16)	96 (80+16)		128 (112+1	6)	96 (80+16)		128 (112+1		
-	Backup			4					4				4		
FSMC memory of	controller			No							Yes <sup>(1)</sup>				
Ethernet								No							
General-purpose								10							
	Advanced-control		2												
Timers	Basic		2												
	IWDG		Yes												
	WWDG							Yes							
RTC			Yes												
Random number	generator	Yes													
	SPI/(I <sup>2</sup> S)		3 (2) <sup>(2)</sup>												
	I <sup>2</sup> C							3							
Comm. interfaces	USART UART	4 2													
interraces	USB OTG FS		Yes												
	USB OTG HS							Yes							
	CAN	2													
Camera interface	<b>)</b>	No													
GPIOs				51			82 114						ļ		
SDIO		Yes													
12-bit ADC		3													
Number of channels		16 16 24													
12-bit DAC Number of chanr	nels	Yes 2													
Maximum CPU f	requency	120 MHz													
Operating voltage	е						1.8 \	/ to 3.6 V <sup>(3)</sup>							





#### Table 2. STM32F205xx features and peripheral counts (continued)

Peripherals	ST	M32F205R>	(		STM32F205Vx	STM32F205Zx					
Operating temperatures	Ambient temperatures: -40 to +85 °C /-40 to +105 °C										
Operating temperatures		Junction temperature: -40 to + 125 °C									
Package	LQFP64	LQFP64 WLCSP64 +2	LQFP6 4	LQFP64 WLCSP6 4+2	LQFP100	LQFP144					

- 1. For the LQFP100 package, only FSMC Bank1 or Bank2 are available. Bank1 can only support a multiplexed NOR/PSRAM memory using the NE1 Chip Select. Bank2 can only support a 16- or 8-bit NAND Flash memory using the NCE2 Chip Select. The interrupt line cannot be used since Port G is not available in this package.
- 2. The SPI2 and SPI3 interfaces give the flexibility to work in an exclusive way in either the SPI mode or the I2S audio mode.
- 3. On devices in WLCSP64+2 package, if IRROFF is set to V<sub>DD</sub>, the supply voltage can drop to 1.7 V when the device operates in the 0 to 70 °C temperature range using an external power supply supervisor (see Section 3.16).

#### Table 3. STM32F207xx features and peripheral counts

Peripherals			STM32F207Vx				STM32F207Zx				STM32F207lx				
Flash memory in Kbytes			512	768	1024	256	512 768 1024			256	512	768	1024		
SRAM in Kbytes	System (SRAM1+SRAM2)		128 (112+16)												
-	Backup		4												
FSMC memory controller			Yes <sup>(1)</sup>												
Ethernet		Yes													
	General-purpose	10													
	Advanced-control					2									
Timers	Basic	2													
	IWDG	Yes													
	WWDG	Yes													
RTC	Yes														
Random number	generator	Yes													

Table 3. STM32F207xx features and peripheral counts (continued)

Peripherals		STM32F207Vx	STM32F207Zx	STM32F207lx			
	SPI/(I <sup>2</sup> S)		3 (2) <sup>(2)</sup>				
Comm. interfaces	I <sup>2</sup> C		3				
	USART UART		4 2				
	USB OTG FS		Yes				
	USB OTG HS		Yes				
	CAN		2				
Camera interface			Yes				
GPIOs		82	114	140			
SDIO			Yes				
12-bit ADC			3				
Number of channels	5	16	24	24			
12-bit DAC Number of channels			Yes 2				
Maximum CPU frequency			120 MHz				
Operating voltage			1.8 V to 3.6 V <sup>(3)</sup>				
Operating temperatures			Ambient temperatures: -40 to +85 °C/-40 to +105 °C				
			Junction temperature: -40 to + 125 °C				
Package		LQFP100	LQFP144	LQFP176/ UFBGA176			

<sup>1.</sup> For the LQFP100 package, only FSMC Bank1 or Bank2 are available. Bank1 can only support a multiplexed NOR/PSRAM memory using the NE1 Chip Select. Bank2 can only support a 16- or 8-bit NAND Flash memory using the NCE2 Chip Select. The interrupt line cannot be used since Port G is not available in this package.



<sup>2.</sup> The SPI3 interfaces give the flexibility to work in an exclusive way in either the SPI mode or the I2S audio mode.

<sup>3.</sup> On devices in WLCSP64+2 package, if IRROFF is set to V<sub>DD</sub>, the supply voltage can drop to 1.7 V when the device operates in the 0 to 70 °C temperature range using an external power supply supervisor (see Section 3.16).

STM32F20xxx Description

## 2.1 Full compatibility throughout the family

The STM32F205xx and STM32F207xx constitute the STM32F20x family whose members are fully pin-to-pin, software and feature compatible, allowing the user to try different memory densities and peripherals for a greater degree of freedom during the development cycle.

The STM32F205xx and STM32F207xx devices maintain a close compatibility with the whole STM32F10xxx family. All functional pins are pin-to-pin compatible. The STM32F205xx and STM32F207xx, however, are not drop-in replacements for the STM32F10xxx devices: the two families do not have the same power scheme, and so their power pins are different. Nonetheless, transition from the STM32F10xxx to the STM32F20x family remains simple as only a few pins are impacted.

*Figure 3* and *Figure 1* provide compatible board designs between the STM32F20x and the STM32F10xxx family.




Figure 1. Compatible board design between STM32F10xx and STM32F2xx for LQFP64 package

Description STM32F20xxx





Figure 2. Compatible board design between STM32F10xx and STM32F2xx for LQFP100 package

Figure 3. Compatible board design between STM32F10xx and STM32F2xx for LQFP144 package



1. RFU = reserved for future use.

STM32F20xxx Description




Figure 4. STM32F20x block diagram

- The timers connected to APB2 are clocked from TIMxCLK up to 120 MHz, while the timers connected to APB1 are clocked from TIMxCLK up to 60 MHz.
- 2. The camera interface and Ethernet are available only in STM32F207xx devices.

#### 3 **Functional overview**

#### ARM<sup>®</sup> Cortex<sup>™</sup>-M3 core with embedded Flash and SRAM 3.1

The ARM Cortex-M3 processor is the latest generation of ARM processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The ARM Cortex-M3 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

With its embedded ARM core, the STM32F20x family is compatible with all ARM tools and software.

Figure 4 shows the general block diagram of the STM32F20x family.

#### 3.2 Adaptive real-time memory accelerator (ART Accelerator™)

The ART Accelerator™ is a memory accelerator which is optimized for STM32 industrystandard ARM<sup>®</sup> Cortex™-M3 processors. It balances the inherent performance advantage of the ARM Cortex-M3 over Flash memory technologies, which normally requires the processor to wait for the Flash memory at higher operating frequencies.

To release the processor full 150 DMIPS performance at this frequency, the accelerator implements an instruction prefetch queue and branch cache which increases program execution speed from the 128-bit Flash memory. Based on CoreMark benchmark, the performance achieved thanks to the ART accelerator is equivalent to 0 wait state program execution from Flash memory at a CPU frequency up to 120 MHz.

#### 3.3 **Memory protection unit**

The memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the memory or resources used by any other active task. This memory area is organized into up to 8 protected areas that can in turn be divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (realtime operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can

dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.



## 3.4 Embedded Flash memory

The STM32F20x devices embed a 128-bit wide Flash memory of 128 Kbytes, 256 Kbytes, 512 Kbytes, 768 Kbytes or 1 Mbytes available for storing programs and data.

The devices also feature 512 bytes of OTP memory that can be used to store critical user data such as Ethernet MAC addresses or cryptographic keys.

## 3.5 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a software signature during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

#### 3.6 Embedded SRAM

All STM32F20x products embed:

- Up to 128 Kbytes of system SRAM accessed (read/write) at CPU clock speed with 0 wait states
- 4 Kbytes of backup SRAM.

The content of this area is protected against possible unwanted write accesses, and is retained in Standby or VBAT mode.

#### 3.7 Multi-AHB bus matrix

The 32-bit multi-AHB bus matrix interconnects all the masters (CPU, DMAs, Ethernet, USB HS) and the slaves (Flash memory, RAM, FSMC, AHB and APB peripherals) and ensures a seamless and efficient operation even when several high-speed peripherals work simultaneously.




Figure 5. Multi-AHB matrix

## 3.8 DMA controller (DMA)

The devices feature two general-purpose dual-port DMAs (DMA1 and DMA2) with 8 streams each. They are able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. They share some centralized FIFOs for APB/AHB peripherals, support burst transfer and are designed to provide the maximum peripheral bandwidth (AHB/APB).

The two DMA controllers support circular buffer management, so that no specific code is needed when the controller reaches the end of the buffer. The two DMA controllers also have a double buffering feature, which automates the use and switching of two memory buffers without requiring any special code.

Each stream is connected to dedicated hardware DMA requests, with support for software trigger on each stream. Configuration is made by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals:

- SPI and I<sup>2</sup>S
- I<sup>2</sup>C
- USART and UART
- General-purpose, basic and advanced-control timers TIMx
- DAC
- SDIO
- Camera interface (DCMI)
- ADC.

## 3.9 Flexible static memory controller (FSMC)

The FSMC is embedded in all STM32F20x devices. It has four Chip Select outputs supporting the following modes: PC Card/Compact Flash, SRAM, PSRAM, NOR Flash and NAND Flash.

Functionality overview:

- Write FIFO
- Code execution from external memory except for NAND Flash and PC Card
- Maximum frequency (f<sub>HCLK</sub>) for external access is 60 MHz

#### LCD parallel interface

The FSMC can be configured to interface seamlessly with most graphic LCD controllers. It supports the Intel 8080 and Motorola 6800 modes, and is flexible enough to adapt to specific LCD interfaces. This LCD parallel interface capability makes it easy to build cost-effective graphic applications using LCD modules with embedded controllers or high performance solutions using external controllers with dedicated acceleration.

## 3.10 Nested vectored interrupt controller (NVIC)

The STM32F20x devices embed a nested vectored interrupt controller able to manage 16 priority levels, and handle up to 81 maskable interrupt channels plus the 16 interrupt lines of the Cortex™-M3.

The NVIC main features are the following:

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving, higher-priority interrupts
- Support tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimum interrupt latency.



## 3.11 External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 23 edge-detector lines used to generate interrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 140 GPIOs can be connected to the 16 external interrupt lines.

## 3.12 Clocks and startup

On reset the 16 MHz internal RC oscillator is selected as the default CPU clock. The 16 MHz internal RC oscillator is factory-trimmed to offer 1% accuracy. The application can then select as system clock either the RC oscillator or an external 4-26 MHz clock source. This clock is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator and a software interrupt is generated (if enabled). Similarly, full interrupt management of the PLL clock entry is available when necessary (for example if an indirectly used external oscillator fails).

The advanced clock controller clocks the core and all peripherals using a single crystal or oscillator. In particular, the ethernet and USB OTG FS peripherals can be clocked by the system clock.

Several prescalers and PLLs allow the configuration of the three AHB buses, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the three AHB buses is 120 MHz and the maximum frequency the high-speed APB domains is 60 MHz. The maximum allowed frequency of the low-speed APB domain is 30 MHz.

The devices embed a dedicate PLL (PLLI2S) which allow to achieve audio class performance. In this case, the I<sup>2</sup>S master clock can generate all standard sampling frequencies from 8 kHz to 192 kHz.

#### 3.13 Boot modes

At startup, boot pins are used to select one out of three boot options:

- Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM

The boot loader is located in system memory. It is used to reprogram the Flash memory by using USART1 (PA9/PA10), USART3 (PC10/PC11 or PB10/PB11), CAN2 (PB5/PB13), USB OTG FS in Device mode (PA11/PA12) through DFU (device firmware upgrade).

## 3.14 Power supply schemes

 V<sub>DD</sub> = 1.8 to 3.6 V: external power supply for I/Os and the internal regulator (when enabled), provided externally through V<sub>DD</sub> pins. On devices in WLCSP64+2 package, if IRROFF is set to V<sub>DD</sub>, the supply voltage can drop to 1.7 V when the device operates



in the 0 to 70 °C temperature range using an external power supply supervisor (see Section 3.16).

- V<sub>SSA</sub>, V<sub>DDA</sub> = 1.8 to 3.6 V: external analog power supplies for ADC, DAC, Reset blocks, RCs and PLL. V<sub>DDA</sub> and V<sub>SSA</sub> must be connected to V<sub>DD</sub> and V<sub>SS</sub>, respectively.
- V<sub>BAT</sub> = 1.65 to 3.6 V: power supply for RTC, external clock, 32 kHz oscillator and backup registers (through power switch) when V<sub>DD</sub> is not present.

Refer to Figure 19: Power supply scheme for more details.

## 3.15 Power supply supervisor

The devices have an integrated power-on reset (POR) / power-down reset (PDR) circuitry coupled with a Brownout reset (BOR) circuitry.

At power-on, POR/PDR is always active and ensures proper operation starting from 1.8 V. After the 1.8 V POR threshold level is reached, the option byte loading process starts, either to confirm or modify default BOR threshold levels, or to disable BOR permanently. Three BOR thresholds are available through option bytes.

The device remains in reset mode when  $V_{DD}$  is below a specified threshold,  $V_{POR/PDR}$  or  $V_{BOR}$ , without the need for an external reset circuit. On devices in WLCSP64+2 package, the BOR, POR and PDR features can be disabled by setting IRROFF pin to  $V_{DD}$ . In this mode an external power supply supervisor is required (see Section 3.16).

The devices also feature an embedded programmable voltage detector (PVD) that monitors the  $V_{DD}/V_{DDA}$  power supply and compares it to the  $V_{PVD}$  threshold. An interrupt can be generated when  $V_{DD}/V_{DDA}$  drops below the  $V_{PVD}$  threshold and/or when  $V_{DD}/V_{DDA}$  is higher than the  $V_{PVD}$  threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

## 3.16 Voltage regulator

The regulator has five operating modes:

- Regulator ON
  - Main regulator mode (MR)
  - Low power regulator (LPR)
  - Power-down
- Regulator OFF
  - Regulator OFF/internal reset ON
  - Regulator OFF/internal reset OFF

#### 3.16.1 Regulator ON

The regulator ON modes are activated by default on LQFP packages. On WLCSP64+2 package, they are activated by connecting both REGOFF and IRROFF pins to V $_{\rm SS}$ , while only REGOFF must be connected to V $_{\rm SS}$  on UFBGA176 package (IRROFF is not available).

V<sub>DD</sub> minimum value is 1.8 V.



There are three power modes configured by software when the regulator is ON:

- MR is used in the nominal regulation mode
- LPR is used in Stop modes
  - The LP regulator mode is configured by software when entering Stop mode.
- Power-down is used in Standby mode.

The Power-down mode is activated only when entering Standby mode. The regulator output is in high impedance and the kernel circuitry is powered down, inducing zero consumption. The contents of the registers and SRAM are lost).

Two external ceramic capacitors should be connected on  $V_{CAP\_1}$  and  $V_{CAP\_2}$  pin. Refer to Figure 19: Power supply scheme and Table 16: VCAP1/VCAP2 operating conditions.

All packages have the regulator ON feature.

## 3.16.2 Regulator OFF

This feature is available only on packages featuring the REGOFF pin. The regulator is disabled by holding REGOFF high. The regulator OFF mode allows to supply externally a V12 voltage source through  $V_{CAP\ 2}$  pins.

The two 2.2 µF ceramic capacitors should be replaced by two 100 nF decoupling capacitors. Refer to *Figure 19: Power supply scheme*.

When the regulator is OFF, there is no more internal monitoring on V12. An external power supply supervisor should be used to monitor the V12 of the logic power domain. PA0 pin should be used for this purpose, and act as power-on reset on V12 power domain.

In regulator OFF mode, the following features are no more supported:

- PA0 cannot be used as a GPIO pin since it allows to reset the part of the 1.2 V logic power domain which is not reset by the NRST pin.
- As long as PA0 is kept low, the debug mode cannot be used at power-on reset. As a consequence, PA0 and NRST pins must be managed separately if the debug connection at reset or pre-reset is required.

#### Regulator OFF/internal reset ON

On WLCSP64+2 package, this mode is activated by connecting REGOFF pin to  $V_{DD}$  and IRROFF pin to  $V_{SS}$ . On UFBGA176 package, only REGOFF must be connected to  $V_{DD}$  (IRROFF not available). In this mode,  $V_{DD}/V_{DDA}$  minimum value is 1.8 V.

The regulator OFF/internal reset ON mode allows to supply externally a 1.2 V voltage source through  $V_{CAP}$  and  $V_{CAP}$  pins, in addition to  $V_{DD}$ .




Figure 6. Regulator OFF/internal reset ON

The following conditions must be respected:

- V<sub>DD</sub> should always be higher than V<sub>CAP\_1</sub> and V<sub>CAP\_2</sub> to avoid current injection between power domains.
- If the time for V<sub>CAP\_1</sub> and V<sub>CAP\_2</sub> to reach 1.08 V is faster than the time for V<sub>DD</sub> to reach 1.8 V, then PAO should be kept low to cover both conditions: until V<sub>CAP\_1</sub> and V<sub>CAP\_2</sub> reach 1.08 V and until V<sub>DD</sub> reaches 1.8 V (see *Figure 8*).
- Otherwise, If the time for V<sub>CAP\_1</sub> and V<sub>CAP\_2</sub> to reach 1.08 V is slower than the time for V<sub>DD</sub> to reach 1.8 V, then PA0 should be asserted low externally (see *Figure 9*).
- If V<sub>CAP\_1</sub> and V<sub>CAP\_2</sub> go below 1.08 V and V<sub>DD</sub> is higher than 1.8 V, then a reset must be asserted on PAO pin.

#### Regulator OFF/internal reset OFF

On WLCSP64+2 package, this mode activated by connecting REGOFF to  $V_{SS}$  and IRROFF to  $V_{DD}$ . IRROFF cannot be activated in conjunction with REGOFF. This mode is available only on the WLCSP64+2 package. It allows to supply externally a 1.2 V voltage source through  $V_{CAP\_1}$  and  $V_{CAP\_2}$  pins. In this mode, the integrated power-on reset (POR)/ power-down reset (PDR) circuitry is disabled.

An external power supply supervisor should monitor both the external 1.2 V and the external  $V_{DD}$  supply voltage, and should maintain the device in reset mode as long as they remain below a specified threshold. The  $V_{DD}$  specified threshold, below which the device must be maintained under reset, is 1.8 V. This supply voltage can drop to 1.7 V when the device operates in the 0 to 70 °C temperature range. A comprehensive set of power-saving modes allows to design low-power applications.




Figure 7. Regulator OFF/internal reset OFF


The following conditions must be respected:

- V<sub>DD</sub> should always be higher than V<sub>CAP\_1</sub> and V<sub>CAP\_2</sub> to avoid current injection between power domains (see *Figure 8*).
- PA0 should be kept low to cover both conditions: until  $V_{CAP\_1}$  and  $V_{CAP\_2}$  reach 1.08 V, and until  $V_{DD}$  reaches 1.7 V.
- NRST should be controlled by an external reset controller to keep the device under reset when V<sub>DD</sub> is below 1.7 V (see *Figure 9*).

In this mode, when the internal reset is OFF, the following integrated features are no more supported:


- The integrated power-on reset (POR) / power-down reset (PDR) circuitry is disabled.
- The brownout reset (BOR) circuitry is disabled.
- The embedded programmable voltage detector (PVD) is disabled.
- V<sub>BAT</sub> functionality is no more available and V<sub>BAT</sub> pin should be connected to VDD.

Figure 8. Startup in regulator OFF: slow  $V_{DD}$  slope - power-down reset risen after  $V_{CAP\ 1}/V_{CAP\ 2}$  stabilization



1. This figure is valid both whatever the internal reset mode (ON or OFF).

Figure 9. Startup in regulator OFF: fast  $V_{DD}$  slope - power-down reset risen before  $V_{CAP\ 1}/V_{CAP\ 2}$  stabilization



### 3.16.3 Regulator ON/OFF and internal reset ON/OFF availability

Table 4. Regulator ON/OFF and internal reset ON/OFF availability

Package	Regulator ON/internal reset ON	Regulator OFF/internal reset ON	Regulator OFF/internal reset OFF
LQFP64 LQFP100 LQFP144 LQFP176	Yes	No	No
WLCSP 64+2	Yes REGOFF and IRROFF set to V <sub>SS</sub>	Yes REGOFF set to $V_{DD}$ and IRROFF set to $V_{SS}$	Yes REGOFF set to $V_{SS}$ and IRROFF set to $V_{DD}$
UFBGA176	Yes REGOFF set to V <sub>SS</sub>	Yes REGOFF set to V <sub>DD</sub>	No

## 3.17 Real-time clock (RTC), backup SRAM and backup registers

The backup domain of the STM32F20x devices includes:

- The real-time clock (RTC)
- 4 Kbytes of backup SRAM
- 20 backup registers

The real-time clock (RTC) is an independent BCD timer/counter. Its main features are the following:

- Dedicated registers contain the second, minute, hour (in 12/24 hour), week day, date, month, year, in BCD (binary-coded decimal) format.
- Automatic correction for 28, 29 (leap year), 30, and 31 day of the month.
- Programmable alarm and programmable periodic interrupts with wakeup from Stop and Standby modes.
- It is clocked by a 32.768 kHz external crystal, resonator or oscillator, the internal low-power RC oscillator or the high-speed external clock divided by 128. The internal low-speed RC has a typical frequency of 32 kHz. The RTC can be calibrated using an external 512 Hz output to compensate for any natural quartz deviation.
- Two alarm registers are used to generate an alarm at a specific time and calendar fields can be independently masked for alarm comparison. To generate a periodic interrupt, a 16-bit programmable binary auto-reload downcounter with programmable resolution is available and allows automatic wakeup and periodic alarms from every 120 µs to every 36 hours.
- A 20-bit prescaler is used for the time base clock. It is by default configured to generate a time base of 1 second from a clock at 32.768 kHz.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.

The 4-Kbyte backup SRAM is an EEPROM-like area. It can be used to store data which need to be retained in VBAT and standby mode. This memory area is disabled to minimize power consumption (see *Section 3.18: Low-power modes*). It can be enabled by software.



The backup registers are 32-bit registers used to store 80 bytes of user application data when V<sub>DD</sub> power is not present. Backup registers are not reset by a system, a power reset, or when the device wakes up from the Standby mode (see Section 3.18: Low-power modes).

Like backup SRAM, the RTC and backup registers are supplied through a switch that is powered either from the  $V_{DD}$  supply when present or the  $V_{BAT}$  pin.

## 3.18 Low-power modes

The STM32F20x family supports three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

#### Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

#### Stop mode

The Stop mode achieves the lowest power consumption while retaining the contents of SRAM and registers. All clocks in the 1.2 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low-power mode.

The device can be woken up from the Stop mode by any of the EXTI line. The EXTI line source can be one of the 16 external lines, the PVD output, the RTC alarm / wakeup / tamper / time stamp events, the USB OTG FS/HS wakeup or the Ethernet wakeup.

#### Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.2 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, the SRAM and register contents are lost except for registers in the backup domain and the backup SRAM when selected.

The device exits the Standby mode when an external reset (NRST pin), an IWDG reset, a rising edge on the WKUP pin, or an RTC alarm / wakeup / tamper /time stamp event occurs.

Note:

The RTC, the IWDG, and the corresponding clock sources are not stopped when the device enters the Stop or Standby mode.

## 3.19 V<sub>BAT</sub> operation

The  $V_{BAT}$  pin allows to power the device  $V_{BAT}$  domain from an external battery or an external supercapacitor.

V<sub>BAT</sub> operation is activated when V<sub>DD</sub> is not present.

The VBAT pin supplies the RTC, the backup registers and the backup SRAM.

Note:

When the microcontroller is supplied from  $V_{BAT}$ , external interrupts and RTC alarm/events do not exit it from  $V_{BAT}$  operation.

When using WLCSP64+2 package, if IRROFF pin is connected to  $V_{DD}$ , the  $V_{BAT}$  functionality is no more available and  $V_{BAT}$  pin should be connected to  $V_{DD}$ .

## 3.20 Timers and watchdogs

The STM32F20x devices include two advanced-control timers, eight general-purpose timers, two basic timers and two watchdog timers.

All timer counters can be frozen in debug mode.

*Table 5* compares the features of the advanced-control, general-purpose and basic timers.

DMA Max Capture/ Max Counter Counter **Prescaler** Complementary Timer type **Timer** request compare interface timer resolution type factor output generation channels clock clock Up, Any integer Advanced-TIM1, 120 16-bit between 1 4 Yes 60 MHz Down, Yes control TIM8 MHz and 65536 Up/down Up, Any integer 60 TIM2, 32-bit Down, between 1 Yes 4 No 30 MHz TIM5 MHz and 65536 Up/down General purpose Any integer Up, TIM3, 60 16-bit between 1 4 30 MHz Down, Yes Nο TIM4 MHz Up/down and 65536 Any integer TIM6. 60 Basic 16-bit between 1 0 30 MHz Up Yes No TIM7 MHz and 65536 Any integer 120 TIM9 16-bit Up between 1 No 2 No 60 MHz MHz and 65536 Any integer TIM10. 120 60 MHz 16-bit Up between 1 No 1 No TIM11 MHz and 65536 General purpose Any integer 60 TIM12 16-bit Up between 1 No 2 No 30 MHz MHz and 65536

Table 5. Timer feature comparison

## 3.20.1 Advanced-control timers (TIM1, TIM8)

Up

The advanced-control timers (TIM1, TIM8) can be seen as three-phase PWM generators multiplexed on 6 channels. They have complementary PWM outputs with programmable inserted dead times. They can also be considered as complete general-purpose timers. Their 4 independent channels can be used for:

No

1

No

Input capture

TIM13,

TIM14

Output compare

16-bit

• PWM generation (edge- or center-aligned modes)

Any integer

between 1

and 65536

• One-pulse mode output

60

MHz

30 MHz

If configured as standard 16-bit timers, they have the same features as the general-purpose TIMx timers. If configured as 16-bit PWM generators, they have full modulation capability (0-100%).

The TIM1 and TIM8 counters can be frozen in debug mode. Many of the advanced-control timer features are shared with those of the standard TIMx timers which have the same architecture. The advanced-control timer can therefore work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.

#### 3.20.2 General-purpose timers (TIMx)

There are ten synchronizable general-purpose timers embedded in the STM32F20x devices (see *Table 5* for differences).

#### TIM2, TIM3, TIM4, TIM5

The STM32F20x include 4 full-featured general-purpose timers. TIM2 and TIM5 are 32-bit timers, and TIM3 and TIM4 are 16-bit timers. The TIM2 and TIM5 timers are based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. The TIM3 and TIM4 timers are based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. They all feature 4 independent channels for input capture/output compare, PWM or one-pulse mode output. This gives up to 16 input capture/output compare/PWMs on the largest packages.

The TIM2, TIM3, TIM4, TIM5 general-purpose timers can work together, or with the other general-purpose timers and the advanced-control timers TIM1 and TIM8 via the Timer Link feature for synchronization or event chaining.

The counters of TIM2, TIM3, TIM4, TIM5 can be frozen in debug mode. Any of these general-purpose timers can be used to generate PWM outputs.

TIM2, TIM3, TIM4, TIM5 all have independent DMA request generation. They are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 4 hall-effect sensors.

#### TIM10, TIM11 and TIM9

These timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler. TIM10 and TIM11 feature one independent channel, whereas TIM9 has two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4, TIM5 full-featured general-purpose timers. They can also be used as simple time bases.

#### TIM12, TIM13 and TIM14

These timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler. TIM13 and TIM14 feature one independent channel, whereas TIM12 has two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4, TIM5 full-featured general-purpose timers.

They can also be used as simple time bases.

#### 3.20.3 Basic timers TIM6 and TIM7

These timers are mainly used for DAC trigger and waveform generation. They can also be used as a generic 16-bit time base.



### 3.20.4 Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 32 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. The counter can be frozen in debug mode.

#### 3.20.5 Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

#### 3.20.6 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard downcounter. It features:

- A 24-bit downcounter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

## 3.21 Inter-integrated circuit interface (I<sup>2</sup>C)

Up to three I<sup>2</sup>C bus interfaces can operate in multimaster and slave modes. They can support the Standard- and Fast-modes. They support the 7/10-bit addressing mode and the 7-bit dual addressing mode (as slave). A hardware CRC generation/verification is embedded.

They can be served by DMA and they support SMBus 2.0/PMBus.

# 3.22 Universal synchronous/asynchronous receiver transmitters (UARTs/USARTs)

The STM32F20x devices embed four universal synchronous/asynchronous receiver transmitters (USART1, USART2, USART3 and USART6) and two universal asynchronous receiver transmitters (UART4 and UART5).

These six interfaces provide asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire half-duplex communication mode and have LIN Master/Slave capability. The USART1 and USART6 interfaces are able to communicate at speeds of up to 7.5 Mbit/s. The other available interfaces communicate at up to 3.75 Mbit/s.

USART1, USART2, USART3 and USART6 also provide hardware management of the CTS and RTS signals, Smart Card mode (ISO 7816 compliant) and SPI-like communication capability. All interfaces can be served by the DMA controller.

Max. baud rate Max. baud rate **USART** Standard Modem SPI **Smartcard** in Mbit/s in Mbit/s **APB** irDA LIN features (RTS/CTS) master (ISO 7816) (oversampling (oversampling name mapping by 16) by 8) APB2 (max. USART1 Χ Х Χ Χ Χ Х 1.87 7.5 60 MHz) APB1 (max. USART2 Χ Χ Χ Х Χ Х 1.87 3.75 30 MHz) APB1 (max. **USART3** Χ Χ Χ Χ Х Χ 1.87 3.75 30 MHz) APB1 (max. UART4 Χ Χ Χ 1.87 3.75 30 MHz) APB1 (max. **UART5** Х Х Χ 3.75 3.75 30 MHz) APB2 (max. **USART6** Χ Χ Χ Χ Χ Χ 3.75 7.5 60 MHz)

Table 6. USART feature comparison

## 3.23 Serial peripheral interface (SPI)

The STM32F20x devices feature up to three SPIs in slave and master modes in full-duplex and simplex communication modes. SPI1 can communicate at up to 30 Mbits/s, while SPI2 and SPI3 can communicate at up to 15 Mbit/s. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes. All SPIs can be served by the DMA controller.

The SPI interface can be configured to operate in TI mode for communications in master mode and slave mode.

# 3.24 Inter-integrated sound (I<sup>2</sup>S)

Two standard I<sup>2</sup>S interfaces (multiplexed with SPI2 and SPI3) are available. They can operate in master or slave mode, in half-duplex communication modes, and can be configured to operate with a 16-/32-bit resolution as input or output channels. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the I<sup>2</sup>S interfaces is/are configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

All I2Sx interfaces can be served by the DMA controller.

#### 3.25 SDIO

An SD/SDIO/MMC host interface is available, that supports MultiMediaCard System Specification Version 4.2 in three different databus modes: 1-bit (default), 4-bit and 8-bit.

The interface allows data transfer at up to 48 MHz in 8-bit mode, and is compliant with the SD Memory Card Specification Version 2.0.

The SDIO Card Specification Version 2.0 is also supported with two different databus modes: 1-bit (default) and 4-bit.

The current version supports only one SD/SDIO/MMC4.2 card at any one time and a stack of MMC4.1 or previous.

In addition to SD/SDIO/MMC, this interface is fully compliant with the CE-ATA digital protocol Rev1.1.

# 3.26 Ethernet MAC interface with dedicated DMA and IEEE 1588 support

Peripheral available only on the STM32F207xx devices.

The STM32F207xx devices provide an IEEE-802.3-2002-compliant media access controller (MAC) for ethernet LAN communications through an industry-standard medium-independent interface (MII) or a reduced medium-independent interface (RMII). The STM32F207xx requires an external physical interface device (PHY) to connect to the physical LAN bus (twisted-pair, fiber, etc.). the PHY is connected to the STM32F207xx MII port using 17 signals for MII or 9 signals for RMII, and can be clocked using the 25 MHz (MII) or 50 MHz (RMII) output from the STM32F207xx.

The STM32F207xx includes the following features:

- Supports 10 and 100 Mbit/s rates
- Dedicated DMA controller allowing high-speed transfers between the dedicated SRAM and the descriptors (see the STM32F20x and STM32F21x reference manual for details)
- Tagged MAC frame support (VLAN support)
- Half-duplex (CSMA/CD) and full-duplex operation
- MAC control sublayer (control frames) support
- 32-bit CRC generation and removal
- Several address filtering modes for physical and multicast address (multicast and group addresses)
- 32-bit status code for each transmitted or received frame
- Internal FIFOs to buffer transmit and receive frames. The transmit FIFO and the receive FIFO are both 2 Kbytes, that is 4 Kbytes in total
- Supports hardware PTP (precision time protocol) in accordance with IEEE 1588 2008 (PTP V2) with the time stamp comparator connected to the TIM2 input
- Triggers interrupt when system time becomes greater than target time

## 3.27 Controller area network (CAN)

The two CANs are compliant with the 2.0A and B (active) specifications with a bitrate up to 1 Mbit/s. They can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. Each CAN has three transmit mailboxes, two receive FIFOS with 3 stages and 28 shared scalable filter banks (all of them can be used even if one



CAN is used). The 256 bytes of SRAM which are allocated for each CAN are not shared with any other peripheral.

## 3.28 Universal serial bus on-the-go full-speed (OTG FS)

The devices embed an USB OTG full-speed device/host/OTG peripheral with integrated transceivers. The USB OTG FS peripheral is compliant with the USB 2.0 specification and with the OTG 1.0 specification. It has software-configurable endpoint setting and supports suspend/resume. The USB OTG full-speed controller requires a dedicated 48 MHz clock that is generated by a PLL connected to the HSE oscillator. The major features are:

- Combined Rx and Tx FIFO size of 320 × 35 bits with dynamic FIFO sizing
- Supports the session request protocol (SRP) and host negotiation protocol (HNP)
- 4 bidirectional endpoints
- 8 host channels with periodic OUT support
- HNP/SNP/IP inside (no need for any external resistor)
- For OTG/Host modes, a power switch is needed in case bus-powered devices are connected
- Internal FS OTG PHY support

## 3.29 Universal serial bus on-the-go high-speed (OTG\_HS)

The STM32F20x devices embed a USB OTG high-speed (up to 480 Mb/s) device/host/OTG peripheral. The USB OTG HS supports both full-speed and high-speed operations. It integrates the transceivers for full-speed operation (12 MB/s) and features a UTMI low-pin interface (ULPI) for high-speed operation (480 MB/s). When using the USB OTG HS in HS mode, an external PHY device connected to the ULPI is required.

The USB OTG HS peripheral is compliant with the USB 2.0 specification and with the OTG 1.0 specification. It has software-configurable endpoint setting and supports suspend/resume. The USB OTG full-speed controller requires a dedicated 48 MHz clock that is generated by a PLL connected to the HSE oscillator. The major features are:

- Combined Rx and Tx FIFO size of 1024x 35 bits with dynamic FIFO sizing
- Supports the session request protocol (SRP) and host negotiation protocol (HNP)
- 6 bidirectional endpoints
- 12 host channels with periodic OUT support
- Internal FS OTG PHY support
- External HS or HS OTG operation supporting ULPI in SDR mode. The OTG PHY is connected to the microcontroller ULPI port through 12 signals. It can be clocked using the 60 MHz output.
- Internal USB DMA
- HNP/SNP/IP inside (no need for any external resistor)
- For OTG/Host modes, a power switch is needed in case bus-powered devices are connected

## 3.30 Audio PLL (PLLI2S)

The devices feature an additional dedicated PLL for audio I<sup>2</sup>S application. It allows to achieve error-free I<sup>2</sup>S sampling clock accuracy without compromising on the CPU performance, while using USB peripherals.

The PLLI2S configuration can be modified to manage an I<sup>2</sup>S sample rate change without disabling the main PLL (PLL) used for CPU, USB and Ethernet interfaces.

The audio PLL can be programmed with very low error to obtain sampling rates ranging from 8 kHz to 192 kHz.

In addition to the audio PLL, a master clock input pin can be used to synchronize the I2S flow with an external PLL (or Codec output).

## 3.31 Digital camera interface (DCMI)

The camera interface is not available in STM32F205xx devices.

STM32F207xx products embed a camera interface that can connect with camera modules and CMOS sensors through an 8-bit to 14-bit parallel interface, to receive video data. The camera interface can sustain up to 27 Mbyte/s at 27 MHz or 48 Mbyte/s at 48 MHz. It features:

- Programmable polarity for the input pixel clock and synchronization signals
- Parallel data communication can be 8-, 10-, 12- or 14-bit
- Supports 8-bit progressive video monochrome or raw Bayer format, YCbCr 4:2:2 progressive video, RGB 565 progressive video or compressed data (like JPEG)
- Supports continuous mode or snapshot (a single frame) mode
- Capability to automatically crop the image

## 3.32 True random number generator (RNG)

All STM32F2xxx products embed a true RNG that delivers 32-bit random numbers produced by an integrated analog circuit.

## 3.33 GPIOs (general-purpose inputs/outputs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain, with or without pull-up or pull-down), as input (floating, with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current-capable and have speed selection to better manage internal noise, power consumption and electromagnetic emission.

The I/O alternate function configuration can be locked if needed by following a specific sequence in order to avoid spurious writing to the I/Os registers.

To provide fast I/O handling, the GPIOs are on the fast AHB1 bus with a clock up to 120 MHz that leads to a maximum I/O toggling speed of 60 MHz.



STM32F20xxx Functional overview

### 3.34 ADCs (analog-to-digital converters)

Three 12-bit analog-to-digital converters are embedded and each ADC shares up to 16 external channels, performing conversions in the single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.

Additional logic functions embedded in the ADC interface allow:

- Simultaneous sample and hold
- Interleaved sample and hold

The ADC can be served by the DMA controller. An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the timers TIM1, TIM2, TIM3, TIM4, TIM5 and TIM8 can be internally connected to the ADC start trigger and injection trigger, respectively, to allow the application to synchronize A/D conversion and timers.

### 3.35 DAC (digital-to-analog converter)

The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs. The design structure is composed of integrated resistor strings and an amplifier in inverting configuration.

This dual digital Interface supports the following features:

- two DAC converters: one for each output channel
- 8-bit or 12-bit monotonic output
- left or right data alignment in 12-bit mode
- synchronized update capability
- noise-wave generation
- triangular-wave generation
- dual DAC channel independent or simultaneous conversions
- DMA capability for each channel
- external triggers for conversion
- input voltage reference V<sub>RFF+</sub>

Eight DAC trigger inputs are used in the device. The DAC channels are triggered through the timer update outputs that are also connected to different DMA streams.

# 3.36 Temperature sensor

The temperature sensor has to generate a voltage that varies linearly with temperature. The conversion range is between 1.8 and 3.6 V. The temperature sensor is internally connected to the ADC1\_IN16 input channel which is used to convert the sensor output voltage into a digital value.

As the offset of the temperature sensor varies from chip to chip due to process variation, the internal temperature sensor is mainly suitable for applications that detect temperature changes instead of absolute temperatures. If an accurate temperature reading is needed, then an external temperature sensor part should be used.

Functional overview STM32F20xxx

### 3.37 Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target. The JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

### 3.38 Embedded Trace Macrocell™

The ARM Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32F20x through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using USB, Ethernet, or any other high-speed channel. Real-time instruction and data flow activity can be recorded and then formatted for display on the host computer that runs the debugger software. TPA hardware is commercially available from common development tool vendors.

The Embedded Trace Macrocell operates with third party debugger software tools.



#### Pinouts and pin description 4

PC13-RTC\_AF1 47 UCAP 2 46 PA13 45 PA12 PC14-OSC32\_IN 3 PC15-OSC32\_OUT 44 PA11 43 PA10 PH0-OSC\_IN = 5 PH1-OSC\_OUT 42 PA9  $\bar{N}RST$ PC0 □ PA8 LQFP64 40 PC9 PC2 | 10 39 PC8 PC3 🗖 38 PC7 11 VSSA 🗖 12 37 PC6 VDDA 🗖 36 PB15 PA0-WKUP 35 PB14 34 PB13 PA1 15 PA2 33 PB12 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 ai15969c

Figure 10. STM32F20x LQFP64 pinout

1. The above figure shows the package top view.

5 8 9 PA14 PA15 PB3 PB5 PB7 PB9 VDD  $V_{BAT}$ PC12 VSS воото PC13 PC14 PA13 PB4 PB6 PB8 В PC10 PA12 VCAP\_2 PD2 IRROFF PC15 С PC11 PA11 D PA10 PA8 PA0 PA9 Ε OSC\_IN PH1-OSC\_OUT VSS PC7 VREF+ PC1 PC8 G PB15 PC6 PA3 PC3 PC0 PC5 PB14 PB13 PC4 PA6 PA5 REGOFF PA1 VSS 5 Н PB10 PB11 VCAP 1 PB2 PA2 ai18470c

Figure 11. STM32F20x WLCSP64+2 ballout

1. The above figure shows the package top view.






Figure 12. STM32F20x LQFP100 pinout

- 1. RFU means "reserved for future use". This pin can be tied to  $V_{DD}$ ,  $V_{SS}$  or left unconnected.
- 2. The above figure shows the package top view.

577




Figure 13. STM32F20x LQFP144 pinout

- 1. RFU means "reserved for future use". This pin can be tied to V<sub>DD</sub>,V<sub>SS</sub> or left unconnected.
- 2. The above figure shows the package top view.




Figure 14. STM32F20x LQFP176 pinout

- 1. RFU means "reserved for future use". This pin can be tied to  $V_{DD}$ ,  $V_{SS}$  or left unconnected.
- 2. The above figure shows the package top view.

577

2 11 12 13 14 15 PA13 PE3 PE2 PE1 PE0 PB8 PB5 PG14 PG13 PB4 PB3 PD7 PC12 PA15 PA14 PD6 PA12 В PE4 PE5 PE6 PB9 PB7 PB6 PG15 PG12 PG11 PG10 PD0 PC11 PC10 PI6 PI2 С VBAT PI7 PI5 VDD RFU VDD VDD VDD PG9 PD5 PD1 PI3 PA11 PC13-PI4 D PI9 VSS воото VSS VSS VSS PD4 PD2 PH15 PA10 PD3 PI1 TAMP2 PC14-Ε PI10 PI11 PH13 PH14 PA9 PI0 PC15-osc32\_out vss VDD PH2 VSS VSS VSS VSS VSS VCAP\_2 PC9 PA8 VSS PH0-PC7 G VSS VDD РН3 VSS VSS VSS VSS VDD PC8 VSS VSS PH1-VDD PF1 PH4 VSS VSS VSS VSS VSS VSS PG8 PC6 OSC\_OUT NRST PF3 PF4 PH5 VSS VSS VDD PG7 PG6 VSS VSS VSS VDD PF5 VDD VSS VSS VSS VSS VSS PH12 PG5 PG4 PG3 REGOFF PH10 PD15 PF10 PF9 PF8 PG2 PH11 PB2 VSS VSS VCAP\_1 М VSSA PC0 PC1 PC2 PC3 PG1 PH6 PH8 PH9 PD14 PD13 PA0-WKUP PD12 VREF-PC4 PF13 PG0 VDD PE13 PD11 PD10 Ν PA1 PA4 VDD VDD PH7 VREF+ PA2 PA6 PA5 PC5 PF12 PF15 PB13 PD8 PE8 PE9 PE11 PE14 PB12 PD9 VDDA PA3 PA7 PB1 PB0 PF11 PF14 PE7 PE10 PE12 PE15 PB10 PB11 PB14 PB15 ai17293c

Figure 15. STM32F20x UFBGA176 ballout

- RFU means "reserved for future use". This pin can be tied to V<sub>DD</sub>,V<sub>SS</sub> or left unconnected.
- 2. The above figure shows the package top view.

Table 7. Legend/abbreviations used in the pinout table

Name	Abbreviation	Definition					
Pin name		specified in brackets below the pin name, the pin function during and after as the actual pin name					
	S	Supply pin					
Pin type	I	Input only pin					
	I/O	Input/ output pin					
	FT	5 V tolerant I/O					
I/O structure	TTa	3.3 V tolerant I/O					
1/O structure	В	Dedicated BOOT0 pin					
	NRST	Bidirectional reset pin with embedded weak pull-up resistor					
Notes	Unless otherwise	specified by a note, all I/Os are set as floating inputs during and after reset					
Alternate functions	Functions selected through GPIOx_AFR registers						
Additional functions	Functions directly	selected/enabled through peripheral registers					



Table 8. STM32F20x pin and ball definitions

		Pi	ns					•		ball definitions	
LQFP64	WLCSP64+2	LQFP100	LQFP144	LQFP176	UFBGA176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I/O structure	Note	Alternate functions	Additional functions
-	-	1	1	1	A2	PE2	I/O	FT		TRACECLK, FSMC_A23, ETH_MII_TXD3, EVENTOUT	
-	-	2	2	2	A1	PE3	I/O	FT		TRACED0,FSMC_A19, EVENTOUT	
-	-	3	3	3	B1	PE4	I/O	FT		TRACED1,FSMC_A20, DCMI_D4, EVENTOUT	
-	-	4	4	4	B2	PE5	I/O	FT		TRACED2, FSMC_A21, TIM9_CH1, DCMI_D6, EVENTOUT	
-	-	5	5	5	В3	PE6	I/O	FT		TRACED3, FSMC_A22, TIM9_CH2, DCMI_D7, EVENTOUT	
1	A9	6	6	6	C1	V <sub>BAT</sub>	S				
-	-	-	ı	7	D2	PI8	I/O	FT	(2)(3)	EVENTOUT	RTC_AF2
2	B8	7	7	8	D1	PC13	I/O	FT	(2)(3)	EVENTOUT	RTC_AF1
3	В9	8	8	9	E1	PC14/OSC32_IN (PC14)	I/O	FT	(2)(3)	EVENTOUT	OSC32_IN <sup>(4)</sup>
4	С9	9	9	10	F1	PC15-OSC32_OUT (PC15)	I/O	FT	(2)(3)	EVENTOUT	OSC32_OUT <sup>(4)</sup>
-	-	-	ı	11	D3	PI9	I/O	FT		CAN1_RX,EVENTOUT	
-	-	-	ı	12	E3	PI10	I/O	FT		ETH_MII_RX_ER, EVENTOUT	
-	-	ı	i	13	E4	PI11	I/O	FT		OTG_HS_ULPI_DIR, EVENTOUT	
-	-	-	-	14	F2	$V_{SS}$	S				
-	-	-	-	15	F3	$V_{DD}$	S				
-	-	-	10	16	E2	PF0	I/O	FT		FSMC_A0, I2C2_SDA, EVENTOUT	
-	-	-	11	17	Н3	PF1	I/O	FT		FSMC_A1, I2C2_SCL, EVENTOUT	
-	-	-	12	18	H2	PF2	I/O	FT		FSMC_A2, I2C2_SMBA, EVENTOUT	
-	-	-	13	19	J2	PF3	I/O	FT	(4)	FSMC_A3, EVENTOUT	ADC3_IN9

Table 8. STM32F20x pin and ball definitions (continued)

		Pi	ns							(continued)	
LQFP64	WLCSP64+2	LQFP100	LQFP144	LQFP176	UFBGA176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I/O structure	Note	Alternate functions	Additional functions
-	-	ı	14	20	J3	PF4	I/O	FT	(4)	FSMC_A4, EVENTOUT	ADC3_IN14
_	-	ı	15	21	K3	PF5	I/O	FT	(4)	FSMC_A5, EVENTOUT	ADC3_IN15
-	Н9	10	16	22	G2	V <sub>SS</sub>	S				
-	-	11	17	23	G3	$V_{DD}$	S				
-	-	ı	18	24	K2	PF6	I/O	FT	(4)	TIM10_CH1, FSMC_NIORD, EVENTOUT	ADC3_IN4
-	1	ı	19	25	K1	PF7	I/O	FT	(4)	TIM11_CH1,FSMC_NREG, EVENTOUT	ADC3_IN5
-	1		20	26	L3	PF8	I/O	FT	(4)	TIM13_CH1, FSMC_NIOWR, EVENTOUT	ADC3_IN6
_	-	-	21	27	L2	PF9	I/O	FT	(4)	TIM14_CH1, FSMC_CD, EVENTOUT	ADC3_IN7
-	-	-	22	28	L1	PF10	I/O	FT	(4)	FSMC_INTR, EVENTOUT	ADC3_IN8
5	E9	12	23	29	G1	PH0/OSC_IN (PH0)	I/O	FT		EVENTOUT	OSC_IN <sup>(4)</sup>
6	F9	13	24	30	H1	PH1/OSC_OUT (PH1)	I/O	FT		EVENTOUT	OSC_OUT <sup>(4)</sup>
7	E8	14	25	31	J1	NRST	I/O				
8	G9	15	26	32	M2	PC0	I/O	FT	(4)	OTG_HS_ULPI_STP, EVENTOUT	ADC123_ IN10
9	F8	16	27	33	МЗ	PC1	I/O	FT	(4)	ETH_MDC, EVENTOUT	ADC123_ IN11
10	D7	17	28	34	M4	PC2	I/O	FT	(4)	SPI2_MISO, OTG_HS_ULPI_DIR, ETH_MII_TXD2, EVENTOUT	ADC123_ IN12
11	G8	18	29	35	M5	PC3	I/O	FT	(4)	SPI2_MOSI, I2S2_SD, OTG_HS_ULPI_NXT, ETH_MII_TX_CLK, EVENTOUT	ADC123_ IN13
-	-	19	30	36	-	$V_{DD}$	S				
12	-	20	31	37	M1	V <sub>SSA</sub>	S				
_	-	-	_	_	N1	V <sub>REF-</sub>	S				
-	F7	21	32	38	P1	V <sub>REF+</sub>	S				



Table 8. STM32F20x pin and ball definitions (continued)

		Pi	ns							etinitions (continued)	
LQFP64	WLCSP64+2	LQFP100	LQFP144	LQFP176	UFBGA176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I/O structure	Note	Alternate functions	Additional functions
13	-	22	33	39	R1	$V_{DDA}$	S				
14	E7	23	34	40	N3	PA0-WKUP (PA0)	I/O	FT	(4)(5)	USART2_CTS, UART4_TX, ETH_MII_CRS, TIM2_CH1_ETR, TIM5_CH1, TIM8_ETR, EVENTOUT	ADC123_IN0, WKUP
15	Н8	24	35	41	N2	PA1	I/O	FT	(4)	USART2_RTS, UART4_RX, ETH_RMII_REF_CLK, ETH_MII_RX_CLK, TIM5_CH2, TIM2_CH2, EVENTOUT	ADC123_IN1
16	J9	25	36	42	P2	PA2	I/O	FT	(4)	USART2_TX,TIM5_CH3, TIM9_CH1, TIM2_CH3, ETH_MDIO, EVENTOUT	ADC123_IN2
-	-	ı	-	43	F4	PH2	I/O	FT		ETH_MII_CRS, EVENTOUT	
-	-	ı	-	44	G4	PH3	I/O	FT		ETH_MII_COL, EVENTOUT	
-	ı	ı	-	45	H4	PH4	I/O	FT		I2C2_SCL, OTG_HS_ULPI_NXT, EVENTOUT	
-	ı	ı	-	46	J4	PH5	I/O	FT		I2C2_SDA, EVENTOUT	
17	G7	26	37	47	R2	PA3	I/O	FT	(4)	USART2_RX, TIM5_CH4, TIM9_CH2, TIM2_CH4, OTG_HS_ULPI_D0, ETH_MII_COL, EVENTOUT	ADC123_IN3
18	F1	27	38	48	-	$V_{SS}$	S				
	H7				L4	REGOFF	I/O				
19	E1	28	39	49	K4	$V_{DD}$	S				
20	J8	29	40	50	N4	PA4	I/O	ТТа	(4)	SPI1_NSS, SPI3_NSS, USART2_CK, DCMI_HSYNC, OTG_HS_SOF, I2S3_WS, EVENTOUT	ADC12_IN4, DAC_OUT1
21	H6	30	41	51	P4	PA5	I/O	ТТа	(4)	SPI1_SCK, OTG_HS_ULPI_CK, TIM2_CH1_ETR, TIM8_CH1N, EVENTOUT	ADC12_IN5, DAC_OUT2

Table 8. STM32F20x pin and ball definitions (continued)

		Pi	ns						-	lefinitions (continued)	
LQFP64	WLCSP64+2	LQFP100	LQFP144	LQFP176	UFBGA176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I/O structure	Note	Alternate functions	Additional functions
22	H5	31	42	52	P3	PA6	I/O	FT	(4)	SPI1_MISO, TIM8_BKIN, TIM13_CH1, DCMI_PIXCLK, TIM3_CH1, TIM1_BKIN, EVENTOUT	ADC12_IN6
23	J7	32	43	53	R3	PA7	I/O	FT	(4)	SPI1_MOSI, TIM8_CH1N, TIM14_CH1, TIM3_CH2, ETH_MII_RX_DV, TIM1_CH1N, ETH_RMII_CRS_DV, EVENTOUT	ADC12_IN7
24	H4	33	44	54	N5	PC4	I/O	FT	(4)	ETH_RMII_RXD0, ETH_MII_RXD0, EVENTOUT	ADC12_IN14
25	G3	34	45	55	P5	PC5	I/O	FT	(4)	ETH_RMII_RXD1, ETH_MII_RXD1, EVENTOUT	ADC12_IN15
26	J6	35	46	56	R5	PB0	I/O	FT	(4)	TIM3_CH3, TIM8_CH2N, OTG_HS_ULPI_D1, ETH_MII_RXD2, TIM1_CH2N, EVENTOUT	ADC12_IN8
27	J5	36	47	57	R4	PB1	I/O	FT	(4)	TIM3_CH4, TIM8_CH3N, OTG_HS_ULPI_D2, ETH_MII_RXD3, TIM1_CH3N, EVENTOUT	ADC12_IN9
28	J4	37	48	58	M6	PB2/BOOT1 (PB2)	I/O	FT		EVENTOUT	
-	-	-	49	59	R6	PF11	I/O	FT		DCMI_D12, EVENTOUT	
-	-	-	50	60	P6	PF12	I/O	FT		FSMC_A6, EVENTOUT	
-	-	-	51	61	M8	V <sub>SS</sub>	S				
_	-	-	52	62	N8	$V_{DD}$	S				
-	-	-	53	63	N6	PF13	I/O	FT		FSMC_A7, EVENTOUT	
-	-	-	54	64	R7	PF14	I/O	FT		FSMC_A8, EVENTOUT	
-	-	-	55	65	P7	PF15	1/0	FT		FSMC_A9, EVENTOUT	
-	-	-	56	66	N7	PG0	1/0	FT		FSMC_A10, EVENTOUT	
-	-	-	57	67	M7	PG1	I/O	FT		FSMC_A11, EVENTOUT	



Table 8. STM32F20x pin and ball definitions (continued)

		Pi	ns			010 01 01111021 20%			-	letinitions (continued)	
LQFP64	WLCSP64+2	LQFP100	LQFP144	LQFP176	UFBGA176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I/O structure	Note	Alternate functions	Additional functions
-	1	38	58	68	R8	PE7	I/O	FT		FSMC_D4,TIM1_ETR, EVENTOUT	
-	-	39	59	69	P8	PE8	I/O	FT		FSMC_D5,TIM1_CH1N, EVENTOUT	
-	1	40	60	70	P9	PE9	I/O	FT		FSMC_D6,TIM1_CH1, EVENTOUT	
-	-	-	61	71	M9	V <sub>SS</sub>	S				
-	-	-	62	72	N9	$V_{\mathrm{DD}}$	S				
-		41	63	73	R9	PE10	I/O	FT		FSMC_D7,TIM1_CH2N, EVENTOUT	
-		42	64	74	P10	PE11	I/O	FT		FSMC_D8,TIM1_CH2, EVENTOUT	
-	-	43	65	75	R10	PE12	I/O	FT		FSMC_D9,TIM1_CH3N, EVENTOUT	
-	-	44	66	76	N11	PE13	I/O	FT		FSMC_D10,TIM1_CH3, EVENTOUT	
-	-	45	67	77	P11	PE14	I/O	FT		FSMC_D11,TIM1_CH4, EVENTOUT	
-	-	46	68	78	R11	PE15	I/O	FT		FSMC_D12,TIM1_BKIN, EVENTOUT	
29	НЗ	47	69	79	R12	PB10	I/O	FT		SPI2_SCK, I2S2_SCK, I2C2_SCL,USART3_TX,OT G_HS_ULPI_D3,ETH_MII_R X_ER,TIM2_CH3, EVENTOUT	
30	J2	48	70	80	R13	PB11	I/O	FT		I2C2_SDA, USART3_RX, OTG_HS_ULPI_D4, ETH_RMII_TX_EN, ETH_MII_TX_EN, TIM2_CH4, EVENTOUT	
31	J3	49	71	81	M10	V <sub>CAP_1</sub>	S				
32	-	50	72	82	N10	V <sub>DD</sub>	S				
-	-	-	-	83	M11	PH6	I/O	FT		I2C2_SMBA, TIM12_CH1, ETH_MII_RXD2, EVENTOUT	

Table 8. STM32F20x pin and ball definitions (continued)

		Pi	ns			510 51 51111521 25%			-	etinitions (continued)	
LQFP64	WLCSP64+2	LQFP100	LQFP144	LQFP176	UFBGA176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I/O structure	Note	Alternate functions	Additional functions
-	-	1	-	84	N12	PH7	I/O	FT		I2C3_SCL, ETH_MII_RXD3, EVENTOUT	
-	-	-	-	85	M12	PH8	I/O	FT		I2C3_SDA, DCMI_HSYNC, EVENTOUT	
-	-	-	-	86	M13	PH9	I/O	FT		I2C3_SMBA, TIM12_CH2, DCMI_D0, EVENTOUT	
-	-	-	-	87	L13	PH10	I/O	FT		TIM5_CH1, DCMI_D1, EVENTOUT	
-	-	1	-	88	L12	PH11	I/O	FT		TIM5_CH2, DCMI_D2, EVENTOUT	
-	-	-	-	89	K12	PH12	I/O	FT		TIM5_CH3, DCMI_D3, EVENTOUT	
-	-	-	-	90	H12	V <sub>SS</sub>	S				
-	-	1	-	91	J12	$V_{DD}$	S				
33	J1	51	73	92	P12	PB12	I/O	FT		SPI2_NSS, I2S2_WS, I2C2_SMBA, USART3_CK, TIM1_BKIN, CAN2_RX, OTG_HS_ULPI_D5, ETH_RMII_TXD0, ETH_MII_TXD0, OTG_HS_ID, EVENTOUT	
34	H2	52	74	93	P13	PB13	I/O	FT		SPI2_SCK, I2S2_SCK, USART3_CTS, TIM1_CH1N, CAN2_TX, OTG_HS_ULPI_D6, ETH_RMII_TXD1, ETH_MII_TXD1, EVENTOUT	OTG_HS_ VBUS
35	H1	53	75	94	R14	PB14	I/O	FT		SPI2_MISO, TIM1_CH2N, TIM12_CH1, OTG_HS_DM USART3_RTS, TIM8_CH2N, EVENTOUT	
36	G1	54	76	95	R15	PB15	I/O	FT		SPI2_MOSI, I2S2_SD, TIM1_CH3N, TIM8_CH3N, TIM12_CH2, OTG_HS_DP, RTC_50Hz, EVENTOUT	
-	-	55	77	96	P15	PD8	I/O	FT		FSMC_D13, USART3_TX, EVENTOUT	



Table 8. STM32F20x pin and ball definitions (continued)

		Pi	ns		···	010 0. 01111021 20%				lefinitions (continued)	
LQFP64	WLCSP64+2	LQFP100	LQFP144	LQFP176	UFBGA176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I/O structure	Note	Alternate functions	Additional functions
-	1	56	78	97	P14	PD9	I/O	FT		FSMC_D14, USART3_RX, EVENTOUT	
-	-	57	79	98	N15	PD10	I/O	FT		FSMC_D15, USART3_CK, EVENTOUT	
-	1	58	80	99	N14	PD11	I/O	FT		FSMC_A16,USART3_CTS, EVENTOUT	
-	-	59	81	100	N13	PD12	I/O	FT		FSMC_A17,TIM4_CH1, USART3_RTS, EVENTOUT	
-	-	60	82	101	M15	PD13	I/O	FT		FSMC_A18,TIM4_CH2, EVENTOUT	
-	-	-	83	102	-	V <sub>SS</sub>	S				
-	-	-	84	103	J13	$V_{DD}$	S				
-	-	61	85	104	M14	PD14	I/O	FT		FSMC_D0,TIM4_CH3, EVENTOUT	
-	-	62	86	105	L14	PD15	I/O	FT		FSMC_D1,TIM4_CH4, EVENTOUT	
-	-	-	87	106	L15	PG2	I/O	FT		FSMC_A12, EVENTOUT	
-	-	ı	88	107	K15	PG3	I/O	FT		FSMC_A13, EVENTOUT	
-	-	-	89	108	K14	PG4	I/O	FT		FSMC_A14, EVENTOUT	
-	-	-	90	109	K13	PG5	I/O	FT		FSMC_A15, EVENTOUT	
-	-	ı	91	110	J15	PG6	I/O	FT		FSMC_INT2, EVENTOUT	
-	1	ı	92	111	J14	PG7	I/O	FT		FSMC_INT3 ,USART6_CK, EVENTOUT	
-	-	-	93	112	H14	PG8	I/O	FT		USART6_RTS, ETH_PPS_OUT, EVENTOUT	
-	-	-	94	113	G12	V <sub>SS</sub>	S				
-	_	ı	95	114	H13	$V_{DD}$	S				
37	G2	63	96	115	H15	PC6	I/O	FT		I2S2_MCK, TIM8_CH1, SDIO_D6, USART6_TX, DCMI_D0, TIM3_CH1, EVENTOUT	

Table 8. STM32F20x pin and ball definitions (continued)

		Pi	ns							,	
LQFP64	WLCSP64+2	LQFP100	LQFP144	LQFP176	UFBGA176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I/O structure	Note	Alternate functions	Additional functions
38	F2	64	97	116	G15	PC7	I/O	FT		I2S3_MCK, TIM8_CH2, SDIO_D7, USART6_RX, DCMI_D1, TIM3_CH2, EVENTOUT	
39	F3	65	98	117	G14	PC8	I/O	FT		TIM8_CH3,SDIO_D0, TIM3_CH3, USART6_CK, DCMI_D2, EVENTOUT	
40	D1	66	99	118	F14	PC9	I/O	FT		I2S2_CKIN, I2S3_CKIN, MCO2, TIM8_CH4, SDIO_D1, I2C3_SDA, DCMI_D3, TIM3_CH4, EVENTOUT	
41	E2	67	100	119	F15	PA8	I/O	FT		MCO1, USART1_CK, TIM1_CH1, I2C3_SCL, OTG_FS_SOF, EVENTOUT	
42	E3	68	101	120	E15	PA9	I/O	FT		USART1_TX, TIM1_CH2, I2C3_SMBA, DCMI_D0, EVENTOUT	OTG_FS_ VBUS
43	D3	69	102	121	D15	PA10	I/O	FT		USART1_RX, TIM1_CH3, OTG_FS_ID,DCMI_D1, EVENTOUT	
44	D2	70	103	122	C15	PA11	I/O	FT		USART1_CTS, CAN1_RX, TIM1_CH4,OTG_FS_DM, EVENTOUT	
45	C1	71	104	123	B15	PA12	I/O	FT		USART1_RTS, CAN1_TX, TIM1_ETR, OTG_FS_DP, EVENTOUT	
46	B2	72	105	124	A15	PA13 (JTMS-SWDIO)	I/O	FT		JTMS-SWDIO, EVENTOUT	
47	C2	73	106	125	F13	V <sub>CAP_2</sub>	S				
	В1	74	107	126	F12	V <sub>SS</sub>	S				
48	A8	75	108	127	G13	$V_{DD}$	S				
-	-	-	-	128	E12	PH13	I/O	FT		TIM8_CH1N, CAN1_TX, EVENTOUT	
-	-	-	-	129	E13	PH14	I/O	FT		TIM8_CH2N, DCMI_D4, EVENTOUT	



Table 8. STM32F20x pin and ball definitions (continued)

		Pi	ns			510 0. 01 MOZI ZOX	J C		un u	lefinitions (continued)	
LQFP64	WLCSP64+2	LQFP100	LQFP144	LQFP176	UFBGA176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I/O structure	Note	Alternate functions	Additional functions
-	-	-	-	130	D13	PH15	I/O	FT		TIM8_CH3N, DCMI_D11, EVENTOUT	
-	-	ı	-	131	E14	PI0	I/O	FT		TIM5_CH4, SPI2_NSS, I2S2_WS, DCMI_D13, EVENTOUT	
-	-	ı	-	132	D14	PI1	I/O	FT		SPI2_SCK, I2S2_SCK, DCMI_D8, EVENTOUT	
-	1		-	133	C14	Pl2	I/O	FT		TIM8_CH4 ,SPI2_MISO, DCMI_D9, EVENTOUT	
-	1	1	-	134	C13	PI3	I/O	FT		TIM8_ETR, SPI2_MOSI, I2S2_SD, DCMI_D10, EVENTOUT	
-	-	-	-	135	D9	V <sub>SS</sub>	S				
-	-	-	-	136	C9	$V_{DD}$	S				
49	A1	76	109	137	A14	PA14 (JTCK-SWCLK)	I/O	FT		JTCK-SWCLK, EVENTOUT	
50	A2	77	110	138	A13	PA15 (JTDI)	I/O	FT		JTDI, SPI3_NSS, I2S3_WS,TIM2_CH1_ETR, SPI1_NSS, EVENTOUT	
51	В3	78	111	139	B14	PC10	I/O	FT		SPI3_SCK, I2S3_SCK, UART4_TX, SDIO_D2, DCMI_D8, USART3_TX, EVENTOUT	
52	C3	79	112	140	B13	PC11	I/O	FT		UART4_RX, SPI3_MISO, SDIO_D3, DCMI_D4,USART3_RX, EVENTOUT	
53	A3	80	113	141	A12	PC12	I/O	FT		UART5_TX, SDIO_CK, DCMI_D9, SPI3_MOSI, I2S3_SD, USART3_CK, EVENTOUT	
-	-	81	114	142	B12	PD0	I/O	FT		FSMC_D2,CAN1_RX, EVENTOUT	
-	-	82	115	143	C12	PD1	I/O	FT		FSMC_D3, CAN1_TX, EVENTOUT	

Table 8. STM32F20x pin and ball definitions (continued)

		Pi	ns							(continued)	
LQFP64	WLCSP64+2	LQFP100	LQFP144	LQFP176	UFBGA176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I/O structure	Note	Alternate functions	Additional functions
54	C7	83	116	144	D12	PD2	I/O	FT		TIM3_ETR,UART5_RX, SDIO_CMD, DCMI_D11, EVENTOUT	
-	1	84	117	145	D11	PD3	I/O	FT		FSMC_CLK,USART2_CTS, EVENTOUT	
-	ı	85	118	146	D10	PD4	I/O	FT		FSMC_NOE, USART2_RTS, EVENTOUT	
-	1	86	119	147	C11	PD5	I/O	FT		FSMC_NWE,USART2_TX, EVENTOUT	
-	1	-	120	148	D8	$V_{SS}$	S				
-	-	-	121	149	C8	$V_{DD}$	S				
-	1	87	122	150	B11	PD6	I/O	FT		FSMC_NWAIT, USART2_RX, EVENTOUT	
-	1	88	123	151	A11	PD7	I/O	FT		USART2_CK,FSMC_NE1, FSMC_NCE2, EVENTOUT	
-	ı	-	124	152	C10	PG9	I/O	FT		USART6_RX, FSMC_NE2,FSMC_NCE3, EVENTOUT	
-	1	-	125	153	B10	PG10	I/O	FT		FSMC_NCE4_1, FSMC_NE3, EVENTOUT	
-	1	-	126	154	В9	PG11	I/O	FT		FSMC_NCE4_2, ETH_MII_TX_EN, ETH_RMII_TX_EN, EVENTOUT	
-	1	-	127	155	В8	PG12	I/O	FT		FSMC_NE4, USART6_RTS, EVENTOUT	
-	-	-	128	156	A8	PG13	I/O	FT		FSMC_A24, USART6_CTS, ETH_MII_TXD0, ETH_RMII_TXD0, EVENTOUT	
-	1	-	129	157	A7	PG14	I/O	FT		FSMC_A25, USART6_TX, ETH_MII_TXD1, ETH_RMII_TXD1, EVENTOUT	
-	-	-	130	158	D7	V <sub>SS</sub>	S				



Table 8. STM32F20x pin and ball definitions (continued)

		Pi	ns							emitions (continued)	
LQFP64	WLCSP64+2	LQFP100	LQFP144	LQFP176	UFBGA176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I/O structure	Note	Alternate functions	Additional functions
-	-	-	131	159	C7	$V_{DD}$	S				
-	-	-	132	160	В7	PG15	I/O	FT		USART6_CTS, DCMI_D13, EVENTOUT	
55	A4	89	133	161	A10	PB3 (JTDO/TRACESWO)	I/O	FT		JTDO/ TRACESWO, SPI3_SCK, I2S3_SCK, TIM2_CH2, SPI1_SCK, EVENTOUT	
56	В4	90	134	162	A9	PB4	I/O	FT		NJTRST, SPI3_MISO, TIM3_CH1, SPI1_MISO, EVENTOUT	
57	A5	91	135	163	A6	PB5	I/O	FT		I2C1_SMBA, CAN2_RX, OTG_HS_ULPI_D7, ETH_PPS_OUT, TIM3_CH2, SPI1_MOSI, SPI3_MOSI, DCMI_D10, I2S3_SD, EVENTOUT	
58	B5	92	136	164	В6	PB6	I/O	FT		I2C1_SCL,, TIM4_CH1, CAN2_TX, DCMI_D5,USART1_TX, EVENTOUT	
59	A6	93	137	165	B5	PB7	I/O	FT		I2C1_SDA, FSMC_NL <sup>(6)</sup> , DCMI_VSYNC, USART1_RX, TIM4_CH2, EVENTOUT	
60	B6	94	138	166	D6	воото	-	В			$V_{PP}$
61	В7	95	139	167	A5	PB8	I/O	FT		TIM4_CH3,SDIO_D4, TIM10_CH1, DCMI_D6, ETH_MII_TXD3, I2C1_SCL, CAN1_RX, EVENTOUT	
62	A7	96	140	168	B4	PB9	I/O	FT		SPI2_NSS, I2S2_WS, TIM4_CH4, TIM11_CH1, SDIO_D5, DCMI_D7, I2C1_SDA, CAN1_TX, EVENTOUT	
-	-	97	141	169	A4	PE0	I/O	FT		TIM4_ETR, FSMC_NBL0, DCMI_D2, EVENTOUT	



		Pi	ns								
LQFP64	WLCSP64+2	LQFP100	LQFP144	LQFP176	UFBGA176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I/O structure	Note	Alternate functions	Additional functions
-	i	98	142	170	А3	PE1	I/O	FT		FSMC_NBL1, DCMI_D3, EVENTOUT	
-	-	-	-	-	D5	$V_{SS}$	S				
63	D8	-	-	-	ı	V <sub>SS</sub>					
-	ı	99	143	171	C6	RFU			(7)		
64	D9	100	144	172	C5	$V_{DD}$	S				
-	ı	ı	ı	173	D4	PI4	I/O	FT		TIM8_BKIN, DCMI_D5, EVENTOUT	
-	ı	ı	ı	174	C4	PI5	I/O	FT		TIM8_CH1, DCMI_VSYNC, EVENTOUT	
-	-	-	-	175	C3	PI6	I/O	FT		TIM8_CH2, DCMI_D6, EVENTOUT	
-	-	-	-	176	C2	PI7	I/O	FT		TIM8_CH3, DCMI_D7, EVENTOUT	
_	C8	_	_	-	_	IRROFF	I/O				
1 [	iuncti	on 21	ailah	ility	lonone	ds on the chosen device					

Table 8. STM32F20x pin and ball definitions (continued)

- 1. Function availability depends on the chosen device.
- PC13, PC14, PC15 and PI8 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 and PI8 in output mode is limited: the speed should not exceed 2 MHz with a maximum load of 30 pF and these I/Os must not be used as a current source (e.g. to drive an LED).
- 3. Main function after the first backup domain power-up. Later on, it depends on the contents of the RTC registers even after reset (because these registers are not reset by the main reset). For details on how to manage these I/Os, refer to the RTC register description sections in the STM32F20x and STM32F21x reference manual, available from the STMicroelectronics website: www.st.com.
- 4. FT = 5 V tolerant except when in analog mode or oscillator mode (for PC14, PC15, PH0 and PH1).
- If the device is delivered in an UFBGA176 package and if the REGOFF pin is set to V<sub>DD</sub> (Regulator OFF), then PA0 is used as an internal Reset (active low).
- 6. FSMC\_NL pin is also named FSMC\_NADV on memory devices.
- 7. RFU means "reserved for future use". This pin can be tied to  $V_{DD}$ ,  $V_{SS}$  or left unconnected.

Table 9. FSMC pin definition

			p d		
			FSMC		
Pins	CF	NOR/PSRAM/S RAM	NOR/PSRAM Mux	NAND 16 bit	LQFP100
PE2		A23	A23		Yes
PE3		A19	A19		Yes



Table 9. FSMC pin definition (continued)

		<b>-</b>	FSMC	,	
Pins	CF	NOR/PSRAM/S RAM	NOR/PSRAM Mux	NAND 16 bit	LQFP100
PE4		A20	A20		Yes
PE5		A21	A21		Yes
PE6		A22	A22		Yes
PF0	A0	A0			-
PF1	A1	A1			-
PF2	A2	A2			-
PF3	A3	А3			-
PF4	A4	A4			-
PF5	A5	A5			-
PF6	NIORD				-
PF7	NREG				-
PF8	NIOWR				-
PF9	CD				-
PF10	INTR				-
PF12	A6	A6			-
PF13	A7	A7			-
PF14	A8	A8			-
PF15	A9	A9			-
PG0	A10	A10			-
PG1		A11			-
PE7	D4	D4	DA4	D4	Yes
PE8	D5	D5	DA5	D5	Yes
PE9	D6	D6	DA6	D6	Yes
PE10	D7	D7	DA7	D7	Yes
PE11	D8	D8	DA8	D8	Yes
PE12	D9	D9	DA9	D9	Yes
PE13	D10	D10	DA10	D10	Yes
PE14	D11	D11	DA11	D11	Yes
PE15	D12	D12	DA12	D12	Yes
PD8	D13	D13	DA13	D13	Yes
PD9	D14	D14	DA14	D14	Yes
PD10	D15	D15	DA15	D15	Yes
PD11		A16	A16	CLE	Yes

Table 9. FSMC pin definition (continued)

		ilucu,			
Pins	CF	NOR/PSRAM/S RAM	NOR/PSRAM Mux	NAND 16 bit	LQFP100
PD12		A17	A17	ALE	Yes
PD13		A18	A18		Yes
PD14	D0	D0	DA0	D0	Yes
PD15	D1	D1	DA1	D1	Yes
PG2		A12			-
PG3		A13			-
PG4		A14			-
PG5		A15			-
PG6				INT2	-
PG7				INT3	-
PD0	D2	D2	DA2	D2	Yes
PD1	D3	D3	DA3	D3	Yes
PD3		CLK	CLK		Yes
PD4	NOE	NOE	NOE	NOE	Yes
PD5	NWE	NWE	NWE	NWE	Yes
PD6	NWAIT	NWAIT	NWAIT	NWAIT	Yes
PD7		NE1	NE1	NCE2	Yes
PG9		NE2	NE2	NCE3	-
PG10	NCE4_1	NE3	NE3		-
PG11	NCE4_2				-
PG12		NE4	NE4		-
PG13		A24	A24		-
PG14		A25	A25		-
PB7		NADV	NADV		Yes
PE0		NBL0	NBL0		Yes
PE1		NBL1	NBL1		Yes



Table 10. Alter	nate function	mapping
-----------------	---------------	---------

							ubic 10. /			- 11 1110-р	F 9						
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13		
	Port	sys	TIM1/2	TIM3/4/5	TIM8/9/10/11	I2C1/I2C2/I2C3	SPI1/SPI2/I2S2	SPI3/I2S3	USART1/2/3	UART4/5/ USART6	CAN1/CAN2/ TIM12/13/14	OTG_FS/ OTG_HS	ETH	FSMC/SDIO/ OTG_HS	DCMI	AF014	AF15
	PA0-WKUP		TIM2_CH1_ETR	TIM 5_CH1	TIM8_ETR				USART2_CTS	UART4_TX			ETH_MII_CRS				EVENTOUT
	PA1		TIM2_CH2	TIM5_CH2					USART2_RTS	UART4_RX			ETH_MII _RX_CLK ETH_RMII _REF_CLK				EVENTOUT
	PA2		TIM2_CH3	TIM5_CH3	TIM9_CH1				USART2_TX				ETH_MDIO				EVENTOUT
	PA3		TIM2_CH4	TIM5_CH4	TIM9_CH2				USART2_RX			OTG_HS_ULPI_D0	ETH _MII_COL				EVENTOUT
	PA4						SPI1_NSS	SPI3_NSS I2S3_WS	USART2_CK					OTG_HS_SOF	DCMI_HSYNC		EVENTOUT
	PA5		TIM2_CH1_ETR		TIM8_CH1N		SPI1_SCK					OTG_HS_ULPI_C K					EVENTOUT
	PA6		TIM1_BKIN	TIM3_CH1	TIM8_BKIN		SPI1_MISO				TIM13_CH1				DCMI_PIXCK		EVENTOUT
Port A	PA7		TIM1_CH1N	TIM3_CH2	TIM8_CH1N		SPI1_MOSI				TIM14_CH1		ETH_MII_RX_DV ETH_RMII _CRS_DV				EVENTOUT
	PA8	MCO1	TIM1_CH1			I2C3_SCL			USART1_CK			OTG_FS_SOF					EVENTOUT
	PA9		TIM1_CH2			I2C3_SMBA			USART1_TX						DCMI_D0		EVENTOUT
	PA10		TIM1_CH3						USART1_RX			OTG_FS_ID			DCMI_D1		EVENTOUT
	PA11		TIM1_CH4						USART1_CTS		CAN1_RX	OTG_FS_DM					EVENTOUT
	PA12		TIM1_ETR						USART1_RTS		CAN1_TX	OTG_FS_DP					EVENTOUT
	PA13	JTMS- SWDIO															EVENTOUT
	PA14	JTCK- SWCLK															EVENTOUT
	PA15	JTDI	TIM 2_CH1 TIM 2_ETR				SPI1_NSS	SPI3_NSS I2S3_WS									EVENTOUT





### Table 10. Alternate function mapping (continued)

									otion ina	PP3 (		/					
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13		
	Port	sys	TIM1/2	TIM3/4/5	TIM8/9/10/11	I2C1/I2C2/I2C3	SPI1/SPI2/I2S2	SPI3/I2S3	USART1/2/3	UART4/5/ USART6	CAN1/CAN2/ TIM12/13/14	OTG_FS/ OTG_HS	ETH	FSMC/SDIO/ OTG_HS	DCMI	AF014	AF15
	PB0		TIM1_CH2N	TIM3_CH3	TIM8_CH2N							OTG_HS_ULPI_D1	ETH _MII_RXD2				EVENTOUT
	PB1		TIM1_CH3N	TIM3_CH4	TIM8_CH3N							OTG_HS_ULPI_D2	ETH _MII_RXD3				EVENTOUT
	PB2																EVENTOUT
	PB3	JTDO/ TRACESWO	TIM2_CH2				SPI1_SCK	SPI3_SCK I2S3_SCK									EVENTOUT
	PB4	JTRST		TIM3_CH1			SPI1_MISO	SPI3_MISO									EVENTOUT
	PB5			TIM3_CH2		I2C1_SMBA	SPI1_MOSI	SPI3_MOSI I2S3_SD			CAN2_RX	OTG_HS_ULPI_D7	ETH_PPS_OUT		DCMI_D10		EVENTOUT
	PB6			TIM4_CH1		I2C1_SCL			USART1_TX		CAN2_TX				DCMI_D5		EVENTOUT
	PB7			TIM4_CH2		I2C1_SDA			USART1_RX					FSMC_NL	DCMI_VSYNC		EVENTOUT
Port B	PB8			TIM4_CH3	TIM10_CH1	I2C1_SCL					CAN1_RX		ETH _MII_TXD3	SDIO_D4	DCMI_D6		EVENTOUT
	PB9			TIM4_CH4	TIM11_CH1	I2C1_SDA	SPI2_NSS I2S2_WS				CAN1_TX			SDIO_D5	DCMI_D7		EVENTOUT
	PB10		TIM2_CH3			I2C2_SCL	SPI2_SCK I2S2_SCK		USART3_TX			OTG_HS_ULPI_D3	ETH_MII_RX_ER				EVENTOUT
	PB11		TIM2_CH4			I2C2_SDA			USART3_RX			OTG_HS_ULPI_D4	ETH _MII_TX_EN ETH _RMII_TX_EN				EVENTOUT
	PB12		TIM1_BKIN			I2C2_SMBA	SPI2_NSS I2S2_WS		USART3_CK		CAN2_RX	OTG_HS_ULPI_D5	ETH_MII_TXD0 ETH_RMII_TXD0	OTG_HS_ID			EVENTOUT
	PB13		TIM1_CH1N				SPI2_SCK I2S2_SCK		USART3_CTS		CAN2_TX	OTG_HS_ULPI_D6	ETH _MII_TXD1 ETH _RMII_TXD1				EVENTOUT
	PB14		TIM1_CH2N		TIM8_CH2N		SPI2_MISO		USART3_RTS		TIM12_CH1			OTG_HS_DM			EVENTOUT
	PB15	RTC_50Hz	TIM1_CH3N		TIM8_CH3N		SPI2_MOSI I2S2_SD				TIM12_CH2			OTG_HS_DP			EVENTOUT

Pinouts and pin description

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13		T
	Port	sys	TIM1/2	TIM3/4/5	TIM8/9/10/11	I2C1/I2C2/I2C3	SPI1/SPI2/I2S2	SPI3/I2S3	USART1/2/3	UART4/5/ USART6	CAN1/CAN2/ TIM12/13/14	OTG_FS/ OTG_HS		FSMC/SDIO/ OTG_HS	DСMI	AF014	AF15
	PC0											OTG_HS_ULPI_ STP					EVENTOUT
	PC1												ETH_MDC				EVENTOUT
	PC2						SPI2_MISO					OTG_HS_ULPI_ DIR	ETH _MII_TXD2				EVENTOUT
	PC3						SPI2_MOSI					OTG_HS_ULPI_ NXT	ETH _MII_TX_CLK				EVENTOUT
	PC4												ETH_MII_RXD0 ETH_RMII_RXD0				EVENTOUT
	PC5												ETH_MII_RXD1 ETH_RMII_RXD1				EVENTOUT
	PC6			TIM3_CH1	TIM8_CH1		I2S2_MCK			USART6_TX				SDIO_D6	DCMI_D0		EVENTOUT
	PC7			TIM3_CH2	TIM8_CH2			I2S3_MCK		USART6_RX				SDIO_D7	DCMI_D1		EVENTOUT
Port C	PC8			TIM3_CH3	TIM8_CH3					USART6_CK				SDIO_D0	DCMI_D2		EVENTOUT
	PC9	MCO2		TIM3_CH4	TIM8_CH4	I2C3_SDA	I2S2_CKIN	I2S3_CKIN						SDIO_D1	DCMI_D3		EVENTOUT
	PC10							SPI3_SCK I2S3_SCK	USART3_TX	UART4_TX				SDIO_D2	DCMI_D8		EVENTOUT
	PC11							SPI3_MISO	USART3_RX	UART4_RX				SDIO_D3	DCMI_D4		EVENTOUT
	PC12							SPI3_MOSI I2S3_SD	USART3_CK	UART5_TX				SDIO_CK	DCMI_D9		EVENTOUT
	PC13																EVENTOUT
	PC14- OSC32_IN																EVENTOUT
	PC15- OSC32_OU T																EVENTOUT





### Table 10. Alternate function mapping (continued)

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13		
	Port	sys	TIM1/2	TIM3/4/5	TIM8/9/10/11	I2C1/I2C2/I2C3	SPI1/SPI2/I2S2	SPI3/I2S3	USART1/2/3	UART4/5/ USART6	CAN1/CAN2/ TIM12/13/14	OTG_FS/ OTG_HS	ETH	FSMC/SDIO/ OTG_HS	DCMI	AF014	AF15
	PD0										CAN1_RX			FSMC_D2			EVENTOUT
	PD1										CAN1_TX			FSMC_D3			EVENTOUT
	PD2			TIM3_ETR						UART5_RX				SDIO_CMD	DCMI_D11		EVENTOUT
	PD3								USART2_CTS					FSMC_CLK			EVENTOUT
	PD4								USART2_RTS					FSMC_NOE			EVENTOUT
	PD5								USART2_TX					FSMC_NWE			EVENTOUT
	PD6								USART2_RX					FSMC_NWAIT			EVENTOUT
D. d D	PD7								USART2_CK					FSMC_NE1/ FSMC_NCE2			EVENTOUT
Port D	PD8								USART3_TX					FSMC_D13			EVENTOUT
	PD9								USART3_RX					FSMC_D14			EVENTOUT
	PD10								USART3_CK					FSMC_D15			EVENTOUT
	PD11								USART3_CTS					FSMC_A16			EVENTOUT
	PD12			TIM4_CH1					USART3_RTS					FSMC_A17			EVENTOUT
	PD13			TIM4_CH2										FSMC_A18			EVENTOUT
	PD14			TIM4_CH3										FSMC_D0			EVENTOUT
	PD15			TIM4_CH4										FSMC_D1			EVENTOUT
	PE0			TIM4_ETR										FSMC_NBL0	DCMI_D2		EVENTOUT
	PE1													FSMC_NBL1	DCMI_D3		EVENTOUT
	PE2	TRACECLK											ETH_MII_TXD3	FSMC_A23			EVENTOUT
	PE3	TRACED0												FSMC_A19			EVENTOUT
	PE4	TRACED1												FSMC_A20	DCMI_D4		EVENTOUT
	PE5	TRACED2			TIM9_CH1									FSMC_A21	DCMI_D6		EVENTOUT
	PE6	TRACED3			TIM9_CH2									FSMC_A22	DCMI_D7		EVENTOUT
Dort E	PE7		TIM1_ETR											FSMC_D4			EVENTOUT
Port E	PE8		TIM1_CH1N											FSMC_D5			EVENTOUT
	PE9		TIM1_CH1											FSMC_D6			EVENTOUT
	PE10		TIM1_CH2N											FSMC_D7			EVENTOUT
	PE11		TIM1_CH2											FSMC_D8			EVENTOUT
	PE12		TIM1_CH3N											FSMC_D9			EVENTOUT
	PE13		TIM1_CH3											FSMC_D10			EVENTOUT
	PE14		TIM1_CH4											FSMC_D11			EVENTOUT
	PE15		TIM1_BKIN											FSMC_D12			EVENTOUT

DocID15818 Rev 11

62/178

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13		
	Port	SYS	TIM1/2	TIM3/4/5	TIM8/9/10/11	I2C1/I2C2/I2C3	SPI1/SPI2/I2S2	SPI3/I2S3	USART1/2/3	UART4/5/ USART6	CAN1/CAN2/ TIM12/13/14	OTG_FS/ OTG_HS	ETH	FSMC/SDIO/ OTG_HS	DCMI	AF014	AF15
	PF0					I2C2_SDA								FSMC_A0			EVENTOU
	PF1					I2C2_SCL								FSMC_A1			EVENTOU
	PF2					I2C2_SMBA								FSMC_A2			EVENTOU
	PF3													FSMC_A3			EVENTOU
	PF4													FSMC_A4			EVENTOU
	PF5													FSMC_A5			EVENTOU
	PF6				TIM10_CH1									FSMC_NIORD			EVENTOU
	PF7				TIM11_CH1									FSMC_NREG			EVENTOU
Port F	PF8										TIM13_CH1			FSMC_NIOWR			EVENTOU'
	PF9										TIM14_CH1			FSMC_CD			EVENTOU'
	PF10													FSMC_INTR			EVENTOU <sup>*</sup>
	PF11														DCMI_D12		EVENTOU
	PF12													FSMC_A6			EVENTOU
	PF13													FSMC_A7			EVENTOU
	PF14													FSMC_A8			EVENTOU
	PF15													FSMC_A9			EVENTOU
	PG0													FSMC_A10			EVENTOU
	PG1													FSMC_A11			EVENTOU
	PG2													FSMC_A12			EVENTOU'
	PG3													FSMC_A13			EVENTOU'
	PG4													FSMC_A14			EVENTOU'
	PG5													FSMC_A15			EVENTOU
	PG6													FSMC_INT2			EVENTOU'
	PG7									USART6_CK				FSMC_INT3			EVENTOU'
ort G	PG8									USART6_RTS			ETH_PPS_OUT				EVENTOU'
	PG9									USART6_RX				FSMC_NE2/ FSMC_NCE3			EVENTOU <sup>*</sup>
	PG10													FSMC_NCE4_1/ FSMC_NE3			EVENTOU <sup>*</sup>
	PG11												ETH _MII_TX_EN ETH _RMII_TX_EN	FSMC_NCE4_2			EVENTOU'
	PG12									USART6_RTS			_KMII_IX_EN	FSMC_NE4			EVENTOU'
	PG13									UART6_CTS			ETH_MII_TXD0 ETH_RMII_TXD0	FSMC_A24			EVENTOU
	PG14									USART6_TX			ETH_MII_TXD1 ETH_RMII_TXD1	FSMC_A25			EVENTOU
	PG15									USART6_CTS					DCMI_D13		EVENTOU'





### Table 10. Alternate function mapping (continued)

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13		
	Port	SYS	TIM1/2	TIM3/4/5	TIM8/9/10/11	I2C1/I2C2/I2C3	SPI1/SPI2/I2S2	SPI3/I2S3	USART1/2/3	UART4/5/ USART6	CAN1/CAN2/ TIM12/13/14	OTG_FS/ OTG_HS	ETH	FSMC/SDIO/ OTG_HS	DCMI	AF014	AF15
	PH0 - OSC_IN																EVENTOUT
	PH1 - OSC_OUT																EVENTOUT
	PH2												ETH_MII_CRS				EVENTOUT
	PH3												ETH _MII_COL				EVENTOUT
	PH4					I2C2_SCL						OTG_HS_ULPI_N XT					EVENTOUT
	PH5					I2C2_SDA											EVENTOUT
	PH6					I2C2_SMBA					TIM12_CH1		ETH _MII_RXD2				EVENTOUT
Port H	PH7					I2C3_SCL							ETH _MII_RXD3				EVENTOUT
	PH8					I2C3_SDA									DCMI_HSYNC		EVENTOUT
	PH9					I2C3_SMBA					TIM12_CH2				DCMI_D0		EVENTOUT
	PH10			TIM5_CH1											DCMI_D1		EVENTOUT
	PH11			TIM5_CH2											DCMI_D2		EVENTOUT
	PH12			TIM5_CH3											DCMI_D3		EVENTOUT
	PH13				TIM8_CH1N						CAN1_TX						EVENTOUT
	PH14				TIM8_CH2N										DCMI_D4		EVENTOUT
	PH15				TIM8_CH3N										DCMI_D11		EVENTOUT
	PI0			TIM5_CH4			SPI2_NSS I2S2_WS								DCMI_D13		EVENTOUT
	PI1						SPI2_SCK I2S2_SCK								DCMI_D8		EVENTOUT
	PI2				TIM8_CH4		SPI2_MISO								DCMI_D9		EVENTOUT
	PI3				TIM8_ETR		SPI2_MOSI I2S2_SD								DCMI_D10		EVENTOUT
	PI4				TIM8_BKIN										DCMI_D5		EVENTOUT
Port I	PI5				TIM8_CH1										DCMI_VSYNC		EVENTOUT
FOILI	PI6				TIM8_CH2										DCMI_D6		EVENTOUT
	PI7				TIM8_CH3										DCMI_D7		EVENTOUT
	PI8																EVENTOUT
	PI9										CAN1_RX						EVENTOUT
	PI10												ETH _MII_RX_ER				EVENTOUT
	PI11											OTG_HS_ULPI_ DIR					EVENTOUT

DocID15818 Rev 11

Memory mapping STM32F20xxx

# 5 Memory mapping

The memory map is shown in *Figure 16*.



STM32F20xxx Memory mapping

0xA000 1000 - 0xBFFF FFFF 0xA000 0000 - 0xA000 0FFF 0x9000 0000 - 0x9FFF FFFF 0x7000 0000 - 0x7FFF FFFF SMC bank1 NOR/PSRAM 4 0x6C00 0000 - 0x6FFF FFFF 0x6800 0000 - 0x6BFF FFFF 0x6400 0000 - 0x67FF FFFF FSMC bank1 NOR/PSRAM 1 0x6000 0000 - 0x63FF FFFF 0x5006 1000 - 0x5FFF FFFF 0x5006 0800 - 0x5006 0FFF 0x5005 0400 - 0x5006 7FFF 0x5005 0000 - 0x5005 03FF 0x5004 0000 - 0x5004 0FFF 0x5000 0000 - 0x5003 FFFF 0x4002 9400 - 0x4FFF FFFF 0x4004 0000 - 0x4007 FFFF 0x4002 9400 - 0x4003 FFFF 0x4002 8000 - 0x4002 93FF 0x4002 6800 - 0x4002 7FFF 0v4002 6400 - 0v4002 67FF 0x4002 6400 - 0x4002 67FF 0x4002 6000 - 0x4002 63FF 0x4002 5000 - 0x4002 5FFF 0x4002 4000 - 0x4002 4FFF 0x4002 3C00 - 0x4002 3FFF 0x4002 3800 - 0x4002 3BFF 0x4002 3400 - 0x4002 3FF 0x4002 3400 - 0x4002 37FF 0x4002 3000 - 0x4002 33FF 0x4002 2400 - 0x4002 2FFF 0x4002 2000 - 0x4002 23FF 0x4002 1C00 - 0x4002 1FFF 0x4002 1800 - 0x4002 1BFF 0x4002 1800 - 0x4002 18FF 0x4002 1400 - 0x4002 17FF 0x4002 1000 - 0x4002 13FF 0x4002 0C00 - 0x4002 0FFF Port 0x4002 0c00 - 0x4002 0FF 0x4002 0800 - 0x4002 0BFF 0x4002 0400 - 0x4002 07FF 0x4002 0000 - 0x4002 03FF 0x4001 4C00 - 0x4001 4FFF 0x4001 4400 - 0x4001 47FF Reserve TIM10 0x4001 4000 - 0x4001 43FF 0x4001 3C00 - 0x4001 3FFF 0x4001 3C00 - 0x4001 3FFF 0x4001 3800 - 0x4001 3FFF 0x4001 3400 - 0x4001 37FF 0x4001 3000 - 0x4001 33FF 0xFFFF FFFF 512-Mbyte 0x4001 2C00 - 0x4001 2FFF 0x4001 2800 - 0x4001 2BFF 0x4001 2800 - 0x4001 2BFF 0x4001 2400 - 0x4001 27FF 0x4001 2000 - 0x4001 23FF 0x4001 1800 - 0x4001 1FFF 0x4001 1400 - 0x4001 17FF internal 0xE000 0000 0xDFFF FFFF peripherals USART 512-Mbyte block 6 Not used 0x4001 1000 - 0x4001 13FF 0x4001 0800 - 0x4001 0FFF 0x4001 0400 - 0x4001 07FF 0x4001 0400 - 0x4001 07FF 0x4001 0000 - 0x4001 03FF 0x4000 7800 - 0x4000 FFFF 0x4000 7400 - 0x4000 77FF 0x4000 7000 - 0x4000 73FF 0xC000 0000 0xBFFF FFFF 512-Mbyte block 5 SMC regist 0x4000 6C00 - 0x4000 6FFF 0x4000 6800 - 0x4000 6BFF 0x4000 6400 - 0x4000 67FF 0x4000 6000 - 0x4000 63FF 0x4000 5C00 - 0x4000 5FFF 0xA000 0000 512-Mbyte Reserve block 4 FSMC bank 3 0x4000 5800 - 0x4000 5BFF I2C2 & bank4 0x4000 5400 - 0x4000 57FF 0x8000 0000 0x7FFF FFFF 0x4000 5000 - 0x4000 53FF 0x4000 3000 - 0x4000 33FF 0x4000 4C00 - 0x4000 4FFF 0x4000 4800 - 0x4000 4FFF 0x4000 4400 - 0x4000 47FF 512-Mbyte block 3 FSMC bank & bank2 USART2 0x4000 4000 - 0x4000 43FF 0x4000 3C00 - 0x4000 3FFF 0x6000 0000 0x5FFF FFF 0x4000 3C00 - 0x4000 3FFF 0x4000 3800 - 0x4000 3BFF 0x4000 3400 - 0x4000 37FF 0x4000 3000 - 0x4000 33FF 0x4000 2C00 - 0x4000 2FFF 512-Mbyte block 2 Peripherals WWDO 0x4000 2800 - 0x4000 2BFF 0x4000 0000 0x3FFF FFFF 0x4000 2400 - 0x4000 27FF 0x4000 2400 - 0x4000 27FF 0x4000 2000 - 0x4000 23FF 0x4000 1C00 - 0x4000 1FFF 0x4000 1800 - 0x4000 1BFF 0x4000 1400 - 0x4000 17FF 512-Mbyte )x2002 0000 - 0x3FFF FFFF block 1 SRAM SRAM (16 KB aliased by bit-banding) 0x2001 C000 - 0x2001 FFFF TIM7 0x2000 0000 0x1FFF FFFF SRAM (112 KB aliased by bit-banding) 000 0000 - 0x2001 BFFF 0x4000 1000 - 0x4000 13FF 0x4000 0C00 - 0x4000 0FFF 0x4000 0800 - 0x4000 0BFF 0x4000 0400 - 0x4000 07FF 512-Mbyte block 0 Reserved 0x1FFF C008 - 0x1FFF FFFF 0x1FFF C000 - 0x1FFF C007 Option Bytes 0x4000 0000 - 0x4000 03FF TIM2 0x0000 0000 0x1FFF 7A10 - 0x1FFF 7FFF memory + OTP 0x1FFF 0000 - 0x1FFF 7A0F 0x0810 0000 - 0x0FFF FFFF Flash 0x0800 0000 - 0x080F FFFF 0x0001 C000 - 0x07FF FFFF Aliased to Flash, system emory or SRAM depending 000 0000 - 0x000F FFFF ai17615c on the BOOT pins

Figure 16. Memory map

Electrical characteristics STM32F20xxx

### 6 Electrical characteristics

#### 6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V<sub>SS</sub>.

#### 6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25$  °C and  $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\Sigma$ ).

### 6.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A$  = 25 °C,  $V_{DD}$  = 3.3 V (for the 1.8 V  $\leq$  V<sub>DD</sub>  $\leq$  3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\Sigma$ ).

#### 6.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

### 6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 17*.

#### 6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 18*.

DocID15818 Rev 11

Figure 17. Pin loading conditions

Figure 18. Pin input voltage

C = 50 pF

MCU pin

MS19011V2

#### 6.1.6 Power supply scheme

V<sub>BAT</sub> Backup circuitry Power switch (OSC32K,RTC, 1.8-3.6 \ Wakeup logic Backup registers, backup RAM) QUT shifter Ю GP I/Os Logic IN Kernel logic (CPU, V<sub>CAP</sub> digital 2 × 2.2 µF & RAM)  $V_{DD}$ Voltage 1/2/...14/15 regulator 15 × 100 nF  $+ 1 \times 4.7 \mu F$ Flash memory REGOFF **IRROFF** V<sub>DDA</sub>  $V_{REF}$ V<sub>REF+</sub> Analog 100 nF 100 nF + 1 μF **ADC** V<sub>REF</sub> RCs, PLL  $V_{SSA}$ ai17527e

Figure 19. Power supply scheme

- Each power supply pair must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be
  placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure the good functionality
  of the device.
- 2. To connect REGOFF and IRROFF pins, refer to Section 3.16: Voltage regulator.
- The two 2.2 μF ceramic capacitors should be replaced by two 100 nF decoupling capacitors when the voltage regulator is OFF.
- 4. The 4.7  $\mu$ F ceramic capacitor must be connected to one of the  $V_{DD}$  pin.

Electrical characteristics STM32F20xxx

### 6.1.7 Current consumption measurement

IDD\_VBAT VBAT VDD VDD VDDA

Figure 20. Current consumption measurement scheme

## 6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 11: Voltage characteristics*, *Table 12: Current characteristics*, and *Table 13: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Symbol	Ratings	Min	Max	Unit	
$V_{DD}$ – $V_{SS}$	External main supply voltage (including $V_{DDA}$ , $V_{DD}$ ) <sup>(1)</sup>	-0.3	4.0		
V	Input voltage on five-volt tolerant pin <sup>(2)</sup>	V <sub>SS</sub> -0.3	V <sub>DD</sub> +4	V	
$V_{IN}$	Input voltage on any other pin	V <sub>SS</sub> -0.3	4.0		
∆V <sub>DDx</sub>	Variations between different V <sub>DD</sub> power pins	-	50	mV	
V <sub>SSX</sub> - V <sub>SS</sub>	Variations between all the different ground pins	-	50	IIIV	
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	see Section 6.3.14: Absolute maximum ratings (electrical sensitivity)			

Table 11. Voltage characteristics

All main power (V<sub>DD</sub>, V<sub>DDA</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supply, in the permitted range.

V<sub>IN</sub> maximum value must always be respected. Refer to *Table 12* for the values of the maximum allowed injected current.

Symbol	Ratings	Max.	Unit
I <sub>VDD</sub>	Total current into V <sub>DD</sub> power lines (source) <sup>(1)</sup>	120	
l <sub>vss</sub>	Total current out of V <sub>SS</sub> ground lines (sink) <sup>(1)</sup>	120	
	Output current sunk by any I/O and control pin	25	
l <sub>IO</sub>	Output current source by any I/Os and control pin	25	mA
(2)	Injected current on five-volt tolerant I/O(3)	<b>-5/+0</b>	
I <sub>INJ(PIN)</sub> (2)	Injected current on any other pin <sup>(4)</sup>	±5	
ΣΙ <sub>ΙΝJ(PIN)</sub> <sup>(4)</sup>	Total injected current (sum of all I/O and control pins) <sup>(5)</sup>	±25	

**Table 12. Current characteristics** 

- All main power (V<sub>DD</sub>, V<sub>DDA</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supply, in the permitted range.
- 2. Negative injection disturbs the analog performance of the device. See note in Section 6.3.20: 12-bit ADC characteristics
- 3. Positive injection is not possible on these I/Os. A negative injection is induced by  $V_{IN} < V_{SS}$ .  $I_{INJ(PIN)}$  must never be exceeded. Refer to *Table 11* for the values of the maximum allowed input voltage.
- 4. A positive injection is induced by  $V_{IN} > V_{DD}$  while a negative injection is induced by  $V_{IN} < V_{SS}$ .  $I_{INJ(PIN)}$  must never be exceeded. Refer to *Table 11* for the values of the maximum allowed input voltage.
- When several inputs are submitted to a current injection, the maximum ΣI<sub>INJ(PIN)</sub> is the absolute sum of the
  positive and negative injected currents (instantaneous values).

**Table 13. Thermal characteristics** 

Symbol	Ratings	Value	Unit
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C
T <sub>J</sub>	Maximum junction temperature	125	°C

# 6.3 Operating conditions

### 6.3.1 General operating conditions

Table 14. General operating conditions<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>HCLK</sub>	Internal AHB clock frequency		0	120	
f <sub>PCLK1</sub>	Internal APB1 clock frequency		0	30	MHz
f <sub>PCLK2</sub>	Internal APB2 clock frequency		0	60	
$V_{DD}$	Standard operating voltage		1.8 <sup>(2)</sup>	3.6	V
V (3)	Analog operating voltage (ADC limited to 1 M samples)  Must be the same potential as		1.8 <sup>(2)</sup>	3.6	V
VDDA` ′	Analog operating voltage (ADC limited to 2 M samples)	$V_{DD}^{(4)}$	2.4	3.6	V



Electrical characteristics STM32F20xxx

Table 14. General operating conditions<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions	Min	Max	Unit	
$V_{BAT}$	Backup operating voltage		1.65	3.6		
\/	I/O input voltage	FT and TTa I/O	TBD	TBD	٧	
$V_{IN}$	I/O input voltage	воото	TBD	TBD		
V <sub>CAP1</sub>	Internal core voltage to be supplied		1.1	1.3	V	
V <sub>CAP2</sub>	externally in REGOFF mode		1.1	1.5	V	
		LQFP64	-	444	- mW	
	Power dissipation at $T_A = 85$ °C for suffix 6 or $T_A = 105$ °C for suffix $7^{(5)}$	WLCSP64+2	-	392		
D		LQFP100	-	434		
$P_{D}$		LQFP144	-	500		
		LQFP176	-	526		
		UFBGA176	-	513		
<b>.</b>	Ambient temperature for 6 suffix	Maximum power dissipation	-40	85	- °C	
	version	Low power dissipation <sup>(6)</sup>	-40	105		
Та	Ambient temperature for 7 suffix version	Maximum power dissipation	-40	105	- °C	
		Low power dissipation <sup>(6)</sup>	-40	125		
т.	lunction temperature range	6 suffix version	-40	105	°C	
TJ	Junction temperature range	7 suffix version	-40	125		

<sup>1.</sup> TBD stands for "to be defined".

<sup>2.</sup> On devices in WLCSP64+2 package, if IRROFF is set to  $V_{\rm DD}$ , the supply voltage can drop to 1.7 V when the device operates in the 0 to 70 °C temperature range using an external power supply supervisor (see Section 3.16).

<sup>3.</sup> When the ADC is used, refer to Table 66: ADC characteristics.

It is recommended to power V<sub>DD</sub> and V<sub>DDA</sub> from the same source. A maximum difference of 300 mV between V<sub>DD</sub> and V<sub>DDA</sub> can be tolerated during power-up and power-down operation.

<sup>5.</sup> If  $T_A$  is lower, higher  $P_D$  values are allowed as long as  $T_J$  does not exceed  $T_{Jmax}$ .

<sup>6.</sup> In low power dissipation state,  $T_A$  can be extended to this range as long as  $T_J$  does not exceed  $T_{Jmax}$ .

Table 15. Limitations depending on the operating power supply range

rable 10. Elimations depending on the operating power supply range						
Operating power supply range	ADC operation	Maximum Flash memory access frequency (f <sub>Flashmax</sub> )	Number of wait states at maximum CPU frequency (f <sub>CPUmax</sub> = 120 MHz) <sup>(1)</sup>	I/O operation	FSMC_CLK frequency for synchronous accesses	Possible Flash memory operations
V <sub>DD</sub> =1.8 to 2.1 V <sup>(2)</sup>	Conversion time up to 1 Msps	16 MHz with no Flash memory wait state	7 <sup>(3)</sup>	<ul><li>Degraded speed performance</li><li>No I/O compensation</li></ul>	up to 30 MHz	8-bit erase and program operations only
V <sub>DD</sub> = 2.1 to 2.4 V	Conversion time up to 1 Msps	18 MHz with no Flash memory wait state	6 <sup>(3)</sup>	<ul><li>Degraded speed performance</li><li>No I/O compensation</li></ul>	up to 30 MHz	16-bit erase and program operations
V <sub>DD</sub> = 2.4 to 2.7 V	Conversion time up to 2 Msps	24 MHz with no Flash memory wait state	4 <sup>(3)</sup>	<ul><li>Degraded speed performance</li><li>I/O compensation works</li></ul>	up to 48 MHz	16-bit erase and program operations
V <sub>DD</sub> = 2.7 to 3.6 V <sup>(4)</sup>	Conversion time up to 2 Msps	30 MHz with no Flash memory wait state	3 <sup>(3)</sup>	<ul><li>Full-speed operation</li><li>I/O compensation works</li></ul>	<ul> <li>up to</li> <li>60 MHz</li> <li>when V<sub>DD</sub> =</li> <li>3.0 to 3.6 V</li> <li>up to</li> <li>48 MHz</li> <li>when V<sub>DD</sub> =</li> <li>2.7 to 3.0 V</li> </ul>	32-bit erase and program operations

<sup>1.</sup> The number of wait states can be reduced by reducing the CPU frequency (see Figure 21).

<sup>2.</sup> On devices in WLCSP64+2 package, if IRROFF is set to  $V_{DD}$ , the supply voltage can drop to 1.7 V when the device operates in the 0 to 70 °C temperature range using an external power supply supervisor (see Section 3.16).

<sup>3.</sup> Thanks to the ART accelerator and the 128-bit Flash memory, the number of wait states given here does not impact the execution speed from Flash memory since the ART accelerator allows to achieve a performance equivalent to 0 wait state program execution.

<sup>4.</sup> The voltage range for OTG USB FS can drop down to 2.7 V. However it is degraded between 2.7 and 3 V.

Electrical characteristics STM32F20xxx




Figure 21. Number of wait states versus  $f_{\mbox{\footnotesize{CPU}}}$  and  $V_{\mbox{\footnotesize{DD}}}$  range

1. The supply voltage can drop to 1.7 V when the device operates in the 0 to 70  $^{\circ}$ C temperature range and IRROFF is set to  $V_{DD}$ .

### 6.3.2 VCAP1/VCAP2 external capacitor

Stabilization for the main regulator is achieved by connecting an external capacitor to the VCAP1/VCAP2 pins.  $C_{\text{EXT}}$  is specified in *Table 16*.




Figure 22. External capacitor  $C_{\text{EXT}}$ 

 ${\it 1.} \quad {\it Legend: ESR is the equivalent series resistance}.$ 

Table 16. VCAP1/VCAP2 operating conditions<sup>(1)</sup>

Symbol	Parameter	Conditions
CEXT	Capacitance of external capacitor	2.2 μF
ESR	ESR of external capacitor	< 2 Ω



1. When bypassing the voltage regulator, the two 2.2  $\mu$ F V<sub>CAP</sub> capacitors are not required and should be replaced by two 100 nF decoupling capacitors.

# 6.3.3 Operating conditions at power-up / power-down (regulator ON)

Subject to general operating conditions for T<sub>A</sub>.

Table 17. Operating conditions at power-up / power-down (regulator ON)

Symbol	Parameter	Min	Max	Unit
1	V <sub>DD</sub> rise time rate	20	∞	μs/V
t∨DD	V <sub>DD</sub> fall time rate	20	8	μ5/ ν

# 6.3.4 Operating conditions at power-up / power-down (regulator OFF)

Subject to general operating conditions for T<sub>A</sub>.

Table 18. Operating conditions at power-up / power-down (regulator OFF)

			_ `		
Symbol	Parameter	Conditions	Min	Max	Unit
t <sub>VDD</sub>	V <sub>DD</sub> rise time rate	Power-up	20	∞	
	V <sub>DD</sub> fall time rate	Power-down	20	∞	
t	V <sub>CAP_1</sub> and V <sub>CAP_2</sub> rise time rate	Power-up	20	∞	μs/V
t <sub>VCAP</sub>	V <sub>CAP_1</sub> and V <sub>CAP_2</sub> fall time rate	Power-down	20	8	

# 6.3.5 Embedded reset and power control block characteristics

The parameters given in *Table 19* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 14*.

Table 19. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		PLS[2:0]=000 (rising edge)	2.09	2.14	2.19	V
		PLS[2:0]=000 (falling edge)	1.98	2.04	2.08	٧
		PLS[2:0]=001 (rising edge)	2.23	2.30	2.37	٧
		PLS[2:0]=001 (falling edge)	2.13	2.19	2.25	V
		PLS[2:0]=010 (rising edge)	2.39	2.45	2.51	V
		PLS[2:0]=010 (falling edge)	2.29	2.35	2.39	٧
	Programmable voltage	PLS[2:0]=011 (rising edge)	2.54	2.60	2.65	V
$V_{PVD}$		PLS[2:0]=011 (falling edge)	2.44	2.51	2.56	٧
	detector level selection	PLS[2:0]=100 (rising edge)	2.70	2.76	2.82	V
		PLS[2:0]=100 (falling edge)	2.59	2.66	2.71	V
		PLS[2:0]=101 (rising edge)	2.86	2.93	2.99	V
		PLS[2:0]=101 (falling edge)	2.65	2.84	3.02	V
		PLS[2:0]=110 (rising edge)	2.96	3.03	3.10	V
		PLS[2:0]=110 (falling edge)	2.85	2.93	2.99	V
		PLS[2:0]=111 (rising edge)	3.07	3.14	3.21	V
		PLS[2:0]=111 (falling edge)	2.95	3.03	3.09	V
V <sub>PVDhyst</sub> <sup>(1)</sup>	PVD hysteresis		-	100	-	mV
	Power-on/power-down	Falling edge	1.60	1.68	1.76	V
V <sub>POR/PDR</sub>	reset threshold	Rising edge	1.64	1.72	1.80	V
V <sub>PDRhyst</sub> <sup>(1)</sup>	PDR hysteresis		-	40	ı	mV
V <sub>BOR1</sub>	Brownout level 1	Falling edge	2.13	2.19	2.24	V
VBOR1	threshold	Rising edge	2.23	2.29	2.33	V

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V	Brownout level 2	Falling edge	2.44	2.50	2.56	V
V <sub>BOR2</sub>	threshold	Rising edge	2.53	2.59	2.63	V
V <sub>BOR3</sub>	Brownout level 3	Falling edge	2.75	2.83	2.88	V
	threshold	Rising edge	2.85	2.92	2.97	
V <sub>BORhyst</sub> <sup>(1)</sup>	BOR hysteresis		-	100	-	mV
T <sub>RSTTEMPO</sub> <sup>(1)(2)</sup>	Reset temporization		0.5	1.5	3.0	ms
I <sub>RUSH</sub> <sup>(1)</sup>	InRush current on voltage regulator power-on (POR or wakeup from Standby)		-	160	200	mA
E <sub>RUSH</sub> <sup>(1)</sup>	InRush energy on voltage regulator power-on (POR or wakeup from Standby)	V <sub>DD</sub> = 1.8 V, T <sub>A</sub> = 105 °C, I <sub>RUSH</sub> = 171 mA for 31 μs	-	-	5.4	μC

Table 19. Embedded reset and power control block characteristics (continued)

# 6.3.6 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 20: Current consumption measurement scheme*.

All Run mode current consumption measurements given in this section are performed using CoreMark code.

<sup>1.</sup> Guaranteed by design, not tested in production.

The reset temporization is measured from the power-on (POR reset or wakeup from V<sub>BAT</sub>) to the instant when first instruction is read by the user application code.

# Typical and maximum current consumption

The MCU is placed under the following conditions:

- At startup, all I/O pins are configured as analog inputs by firmware.
- All peripherals are disabled except if it is explicitly mentioned.
- The Flash memory access time is adjusted to f<sub>HCLK</sub> frequency (0 wait state from 0 to 30 MHz, 1 wait state from 30 to 60 MHz, 2 wait states from 60 to 90 MHz and 3 wait states from 90 to 120 MHz).
- When the peripherals are enabled HCLK is the system clock, f<sub>PCLK1</sub> = f<sub>HCLK</sub>/4, and f<sub>PCLK2</sub> = f<sub>HCLK</sub>/2, except is explicitly mentioned.
- The maximum values are obtained for  $V_{DD}$  = 3.6 V and maximum ambient temperature  $(T_A)$ , and the typical values for  $T_A$  = 25 °C and  $V_{DD}$  = 3.3 V unless otherwise specified.

Table 20. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator enabled) or RAM <sup>(1)</sup>

				Тур	Max <sup>(2)</sup>		
Symbol	Parameter	Conditions	f <sub>HCLK</sub>	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit
			120 MHz	49	63	72	
			90 MHz	38	51	61	
			60 MHz	26	39	49	
		(3)	30 MHz	14	27	37	
		External clock <sup>(3)</sup> , all peripherals enabled <sup>(4)</sup>	25 MHz	11	24	34	
		por prior die orialisa	16 MHz <sup>(5)</sup>	8	21	30	- mA
			8 MHz	5	17	27	
			4 MHz	3	16	26	
	Supply current in		2 MHz	2	15	25	
I <sub>DD</sub>	Run mode		120 MHz	21	34	44	
			90 MHz	17	30	40	
			60 MHz	12	25	35	
		(3)	30 MHz	7	20	30	
	External clock <sup>(3)</sup> , all peripherals disabled	25 MHz	5	18	28		
	por.priorate ateastea	16 MHz <sup>(5)</sup>	4.0	17.0	27.0	1	
			8 MHz	2.5	15.5	25.5	-
			4 MHz	2.0	14.7	24.8	
			2 MHz	1.6	14.5	24.6	

- 1. Code and data processing running from SRAM1 using boot pins.
- 2. Based on characterization, tested in production at  $V_{DD}$  max and  $f_{HCLK}$  max with peripherals enabled.
- 3. External clock is 4 MHz and PLL is on when  $f_{HCLK}$  > 25 MHz.
- 4. When the ADC is on (ADON bit set in the ADC\_CR2 register), add an additional power consumption of 1.6 mA per ADC for the analog part.
- 5. In this case HCLK = system clock/2.

Table 21. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator disabled)

Symbol		Conditions		Тур		ax <sup>(1)</sup>	Unit
Symbol	Parameter	Conditions	f <sub>HCLK</sub>	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	
			120 MHz	61	81	93	
			90 MHz	48	68	80	
			60 MHz	33	53	65	
		(2)	30 MHz	18	38	50	
		External clock <sup>(2)</sup> , all peripherals enabled <sup>(3)</sup>	25 MHz	14	34	46	
			16 MHz <sup>(4)</sup>	10	30	42	
			8 MHz	6	26	38	
			4 MHz	4	24	36	
	Supply current		2 MHz	3	23	35	mA
I <sub>DD</sub>	in Run mode		120 MHz	33	54	66	mA
			90 MHz	27	47	59	
			60 MHz	19	39	51	
		(2)	30 MHz	11	31	43	
		External clock <sup>(2)</sup> , all peripherals disabled	25 MHz	8	28	41	
	ponpriorate aleasied	16 MHz <sup>(4)</sup>	6	26	38	:	
			8 MHz	4	24	36	
			4 MHz	3	23	35	
			2 MHz	2	23	34	

<sup>1.</sup> Based on characterization, tested in production at  $V_{DD}$  max and  $f_{HCLK}$  max with peripherals enabled.

<sup>2.</sup> External clock is 4 MHz and PLL is on when  $f_{HCLK}$  > 25 MHz.

<sup>3.</sup> When the ADC is on (ADON bit set in the ADC\_CR2 register), add an additional power consumption of 1.6 mA per ADC for the analog part.

<sup>4.</sup> In this case HCLK = system clock/2.

Figure 23. Typical current consumption vs temperature, Run mode, code with data processing running from RAM, and peripherals ON





Figure 24. Typical current consumption vs temperature, Run mode, code with data processing running from RAM, and peripherals OFF







Figure 25. Typical current consumption vs temperature, Run mode, code with data processing running from Flash, ART accelerator OFF, peripherals ON






Table 22. Typical and maximum current consumption in Sleep mode

		Conditions		Тур	Max	κ <sup>(1)</sup>	
Symbol Parame	Parameter		f <sub>HCLK</sub>	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit
			120 MHz	38	51	61	
			90 MHz	30	43	53	
			60 MHz	20	33	43	
		(2)	30 MHz	11	25	35	
		External clock <sup>(2)</sup> , all peripherals enabled <sup>(3)</sup>	25 MHz	8	21	31	
		all peripriorals chasica	16 MHz	6	19	29	
			8 MHz	3.6	17.0	27.0	
			4 MHz	2.4	15.4	25.3	
١.	Supply current in		2 MHz	1.9	14.9	24.7	
I <sub>DD</sub>	Sleep mode		120 MHz	8	21	31	mA
			90 MHz	7	20	30	
			60 MHz	5	18	28	
		(2)	30 MHz	3.5	16.0	26.0	
		External clock <sup>(2)</sup> , all peripherals disabled	25 MHz	2.5	16.0	25.0	
		policina diodolod	16 MHz	2.1	15.1	25.0	
			8 MHz	1.7	15.0	25.0	
			4 MHz	1.5	14.6	24.6	
			2 MHz	1.4	14.2	24.3	

<sup>1.</sup> Based on characterization, tested in production at  $V_{DD}$  max and  $f_{HCLK}$  max with peripherals enabled.

<sup>2.</sup> External clock is 4 MHz and PLL is on when  $\rm f_{HCLK}$  > 25 MHz.

<sup>3.</sup> Add an additional power consumption of 1.6 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is on (ADON bit is set in the ADC\_CR2 register).




Figure 27. Typical current consumption vs temperature in Sleep mode, peripherals ON

Figure 28. Typical current consumption vs temperature in Sleep mode, peripherals OFF




Table 23. Typical and maximum current consumptions in Stop mode<sup>(1)</sup>

					Max		
Symbol Paramete	Parameter	Conditions		T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit
Supply current	Flash in Stop mode, low-speed and high-speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog)	0.55	1.2	11.00	20.00		
	with main regulator in Run mode  Supply current in Stop mode	Flash in Deep power down mode, low-speed and high-speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog)	0.50	1.2	11.00	20.00	- mA
I <sub>DD_</sub> STOP		Flash in Stop mode, low-speed and high-speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog)	0.35	1.1	8.00	15.00	
	with main regulator in Low Power mode	Flash in Deep power down mode, low-speed and high-speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog)	0.30	1.1	8.00	15.00	

All typical and maximum values will be further reduced by up to 50% as part of ST continuous improvement of test procedures. New versions of the datasheet will be released to reflect these changes.

Figure 29. Typical current consumption vs temperature in Stop mode Idd stop mr flhstop Idd\_stop\_mr\_flhdeep ldd\_stop\_lp\_flhstop ldd\_stop\_lp\_flhdeep DD(STOP) (mA) 0.01 -45 -35 -25 -15 -5 5 15 25 35 45 95 Temperature (°C) MS19020V1

All typical and maximum values from table 18 and figure 26 will be reduced over time by up to 50% as part
of ST continuous improvement of test procedures. New versions of the datasheet will be released to reflect
these changes

Table 24. Typical and maximum current consumptions in Standby mode

			Тур			Ма		
Symbol	Parameter	Conditions	T <sub>A</sub> = 25 °C			T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit
			V <sub>DD</sub> = 1.8 V	V <sub>DD</sub> = 2.4 V	V <sub>DD</sub> = 3.3 V	V <sub>DD</sub> = 3.6 V		
		Backup SRAM ON, low-speed oscillator and RTC ON	3.0	3.4	4.0	15.1	25.8	
	Cuppiy cuitciit	Backup SRAM OFF, low- speed oscillator and RTC ON	2.4	2.7	3.3	12.4	20.5	μA
	mode	Backup SRAM ON, RTC OFF	2.4	2.6	3.0	12.5	24.8	
		Backup SRAM OFF, RTC OFF	1.7	1.9	2.2	9.8	19.2	

<sup>1.</sup> Based on characterization, not tested in production.

Table 25. Typical and maximum current consumptions in  $\mathbf{V}_{\text{BAT}}$  mode

			Тур			Ма			
Symbol Parameter	Parameter	Conditions	T <sub>A</sub> = 25 °C			T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit	
		V <sub>DD</sub> = 1.8 V	V <sub>DD</sub> = 2.4 V	V <sub>DD</sub> = 3.3 V	V <sub>DD</sub> =	3.6 V			
		Backup SRAM ON, low-speed oscillator and RTC ON	1.29	1.42	1.68	12	19		
I <sub>DD_VBAT</sub>		Backup SRAM OFF, low-speed oscillator and RTC ON	0.62	0.73	0.96	8	10	μΑ	
	Backup SRAM ON, RTC OFF	0.79	0.81	0.86	9	16			
		Backup SRAM OFF, RTC OFF	0.10	0.10	0.10	5	7		

<sup>1.</sup> Based on characterization, not tested in production.

## On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in *Table 26*. The MCU is placed under the following conditions:

- At startup, all I/O pins are configured as analog inputs by firmware.
- All peripherals are disabled unless otherwise mentioned
- The given value is calculated by measuring the current consumption
  - with all peripherals clocked off
  - with one peripheral clocked on (with only the clock applied)
- The code is running from Flash memory and the Flash memory access time is equal to 3 wait states at 120 MHz
- Prefetch and Cache ON
- When the peripherals are enabled, HCLK = 120MHz,  $f_{PCLK1} = f_{HCLK}/4$ , and  $f_{PCLK2} = f_{HCLK}/2$
- The typical values are obtained for  $V_{DD}$  = 3.3 V and  $T_A$ = 25 °C, unless otherwise specified.

Table 26. Peripheral current consumption

	Peripheral <sup>(1)</sup>	Typical consumption at 25 °C	Unit
	GPIO A	0.45	
	GPIO B	0.43	
	GPIO C	0.46	
	GPIO D	0.44	
	GPIO E	0.44	
	GPIO F	0.42	
	GPIO G	0.44	
	GPIO H	0.42	
AHB1	GPIO I	0.43	
	OTG_HS + ULPI	3.64	
	CRC	1.17	mA
	BKPSRAM	0.21	
	DMA1	2.76	
	DMA2	2.85	
	ETH_MAC + ETH_MAC_TX ETH_MAC_RX ETH_MAC_PTP	2.99	
AHB2	OTG_FS	3.16	
ANDZ	DCMI	0.60	
AHB3	FSMC	1.74	

Table 26. Peripheral current consumption (continued)

	Peripheral <sup>(1)</sup>	Typical consumption at 25 °C	Unit
	TIM2	0.61	
	TIM3	0.49	
	TIM4	0.54	
	TIM5	0.62	
	TIM6	0.20	
	TIM7	0.20	
	TIM12	0.36	
	TIM13	0.28	
	TIM14	0.25	
	USART2	0.25	
	USART3	0.25	
APB1	UART4	0.25	A
APBI	UART5	0.26	mA
	I2C1	0.25	
	I2C2	0.25	
	I2C3	0.25	
	SPI2	0.20/0.10	
	SPI3	0.18/0.09	
	CAN1	0.31	
	CAN2	0.30	
	DAC channel 1 <sup>(2)</sup>	1.11	
	DAC channel 1 <sup>(3)</sup>	1.11	
	PWR	0.15	
	WWDG	0.15	

	Peripheral <sup>(1)</sup>	Typical consumption at 25 °C	Unit
	SDIO	0.69	
	TIM1	1.06	
	TIM8	1.03	
	TIM9	0.58	
	TIM10	0.37	
APB2	TIM11	0.39	mA
AFD2	ADC1 <sup>(4)</sup>	2.13	IIIA
	ADC2 <sup>(4)</sup>	2.04	
	ADC3 <sup>(4)</sup>	2.12	
	SPI1	1.20	
	USART1	0.38	
	USART6	0.37	

Table 26. Peripheral current consumption (continued)

- 1. External clock is 25 MHz (HSE oscillator with 25 MHz crystal) and PLL is on.
- 2. EN1 bit is set in DAC\_CR register.
- 3. EN2 bit is set in DAC\_CR register.
- 4. f<sub>ADC</sub> = f<sub>PCLK2</sub>/2, ADON bit set in ADC\_CR2 register.

# 6.3.7 Wakeup time from low-power mode

The wakeup times given in *Table 27* is measured on a wakeup phase with a 16 MHz HSI RC oscillator. The clock source used to wake up the device depends from the current operating mode:

- Stop or Standby mode: the clock source is the RC oscillator
- Sleep mode: the clock source is the clock that was set before entering Sleep mode.

All timings are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 14*.

Symbol	Parameter	Min <sup>(1)</sup>	Typ <sup>(1)</sup>	Max <sup>(1)</sup>	Unit
t <sub>WUSLEEP</sub> (2)	Wakeup from Sleep mode	-	1	-	μs
	Wakeup from Stop mode (regulator in Run mode)	-	13	-	
t <sub>wustop</sub> <sup>(2)</sup>	Wakeup from Stop mode (regulator in low power mode)	-	17	40	μs
WUSTOP` /	Wakeup from Stop mode (regulator in low power mode and Flash memory in Deep power down mode)	-	110	-	r
t <sub>WUSTDBY</sub> (2)(3)	Wakeup from Standby mode	260	375	480	μs

Table 27. Low-power mode wakeup timings

- 1. Based on characterization, not tested in production.
- 2. The wakeup times are measured from the wakeup event to the point in which the application code reads the first instruction.
- 3.  $t_{WUSTDBY}$  minimum and maximum values are given at 105 °C and –45 °C, respectively.

#### 6.3.8 External clock source characteristics

### High-speed external user clock generated from an external source

The characteristics given in *Table 28* result from tests performed using an high-speed external clock source, and under ambient temperature and supply voltage conditions summarized in *Table 14*.

Table 28. High-speed external user clock characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HSE_ext</sub>	External user clock source frequency <sup>(1)</sup>		1	-	26	MHz
V <sub>HSEH</sub>	OSC_IN input pin high level voltage		0.7V <sub>DD</sub>	ı	$V_{DD}$	V
V <sub>HSEL</sub>	OSC_IN input pin low level voltage		V <sub>SS</sub>	-	0.3V <sub>DD</sub>	V
$\begin{matrix} t_{w(\text{HSE})} \\ t_{w(\text{HSE})} \end{matrix}$	OSC_IN high or low time <sup>(1)</sup>		5	ı	-	ns
$t_{r(HSE)} \ t_{f(HSE)}$	OSC_IN rise or fall time <sup>(1)</sup>		-	-	20	113
C <sub>in(HSE)</sub>	OSC_IN input capacitance <sup>(1)</sup>		-	5	-	pF
DuCy <sub>(HSE)</sub>	Duty cycle		45	-	55	%
ΙL	OSC_IN Input leakage current	$V_{SS} \le V_{IN} \le V_{DD}$	-	-	±1	μΑ

<sup>1.</sup> Guaranteed by design, not tested in production.

#### Low-speed external user clock generated from an external source

The characteristics given in *Table 29* result from tests performed using an low-speed external clock source, and under ambient temperature and supply voltage conditions summarized in *Table 14*.

Table 29. Low-speed external user clock characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>LSE_ext</sub>	User External clock source frequency <sup>(1)</sup>		-	32.768	1000	kHz
V <sub>LSEH</sub>	OSC32_IN input pin high level voltage		0.7V <sub>DD</sub>	-	$V_{DD}$	V
V <sub>LSEL</sub>	OSC32_IN input pin low level voltage		V <sub>SS</sub>	-	0.3V <sub>DD</sub>	V
t <sub>w(LSE)</sub>	OSC32_IN high or low time <sup>(1)</sup>		450	-	-	ns
$t_{r(LSE)}$ $t_{f(LSE)}$	OSC32_IN rise or fall time <sup>(1)</sup>		-	-	50	113
C <sub>in(LSE)</sub>	OSC32_IN input capacitance <sup>(1)</sup>		-	5	-	pF
$DuCy_{(LSE)}$	Duty cycle		30	-	70	%
ΙL	OSC32_IN Input leakage current	$V_{SS} \le V_{IN} \le V_{DD}$	-	-	±1	μΑ

<sup>1.</sup> Guaranteed by design, not tested in production.







Figure 30. High-speed external clock source AC timing diagram





# High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 26 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in Table 30. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

DocID15818 Rev 11 88/178



Symbol	Parameter	Conditions Min		Тур	Max	Unit
f <sub>OSC_IN</sub>	Oscillator frequency		4	-	26	MHz
$R_{F}$	Feedback resistor		-	200	-	kΩ
	HSE current consumption	$V_{DD}$ =3.3 V, ESR= 30 $\Omega$ , $C_L$ =5 pF@25 MHz	-	449	-	
IDD	TIGE current consumption	$V_{DD}$ =3.3 V, ESR= 30 $\Omega$ , $C_L$ =10 pF@25 MHz	-	532	-	μA
9 <sub>m</sub>	Oscillator transconductance	Startup	5	-	-	mA/V
t <sub>SU(HSE</sub> (3)	Startup time	V <sub>DD</sub> is stabilized	-	2	-	ms

Table 30. HSE 4-26 MHz oscillator characteristics<sup>(1)</sup> (2)

- 1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.
- 2. Based on characterization, not tested in production.
- t<sub>SU(HSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 32*).  $C_{L1}$  and  $C_{L2}$  are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing  $C_{L1}$  and  $C_{L2}$ .

Note:

For information on electing the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 32. Typical application with an 8 MHz crystal

1.  $R_{\text{EXT}}$  value depends on the crystal characteristics.

#### Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 31*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R <sub>F</sub>	Feedback resistor		-	18.4	-	МΩ
I <sub>DD</sub>	LSE current consumption		-	-	1	μΑ
9 <sub>m</sub>	Oscillator Transconductance		2.8	-	-	μA/V
t <sub>SU(LSE)</sub> <sup>(2)</sup>	startup time	V <sub>DD</sub> is stabilized	-	2	-	S

Table 31. LSE oscillator characteristics ( $f_{LSE}$  = 32.768 kHz) (1)

Note: For information on electing the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 33. Typical application with a 32.768 kHz crystal

### 6.3.9 Internal clock source characteristics

The parameters given in *Table 32* and *Table 33* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 14*.

#### High-speed internal (HSI) RC oscillator

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
f <sub>HSI</sub>	Frequency			-	16	-	MHz
		User-trimmed register <sup>(2)</sup>	with the RCC_CR	-	-	1	%
ACC <sub>HSI</sub> Accuracy of the HSI oscillator		$T_A = -40 \text{ to } 105 ^{\circ}\text{C}$	-8	-	4.5	%	
	Oscillator	Factory- calibrated	$T_A = -10 \text{ to } 85 ^{\circ}\text{C}$	-4	-	4	%
			T <sub>A</sub> = 25 °C	-1	-	1	%
t <sub>su(HSI)</sub> <sup>(3)</sup>	HSI oscillator startup time			-	2.2	4	μs
I <sub>DD(HSI)</sub>	HSI oscillator power consumption			-	60	80	μΑ

Table 32. HSI oscillator characteristics (1)



<sup>1.</sup> Guaranteed by design, not tested in production.

t<sub>SU(LSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

<sup>1.</sup>  $V_{DD}$  = 3.3 V,  $T_A$  = -40 to 105 °C unless otherwise specified.

- Refer to application note AN2868 "STM32F10xxx internal RC oscillator (HSI) calibration" available from the ST website www.st.com.
- 3. Guaranteed by design, not tested in production.




Figure 34. ACC<sub>HSI</sub> versus temperature

# Low-speed internal (LSI) RC oscillator

Table 33. LSI oscillator characteristics (1)

Symbol	Parameter	Min	Тур	Max	Unit
f <sub>LSI</sub> <sup>(2)</sup>	Frequency	17	32	47	kHz
t <sub>su(LSI)</sub> (3)	LSI oscillator startup time	-	15	40	μs
I <sub>DD(LSI)</sub> <sup>(3)</sup>	LSI oscillator power consumption	-	0.4	0.6	μΑ

- 1.  $V_{DD}$  = 3 V,  $T_A$  = -40 to 105 °C unless otherwise specified.
- 2. Based on characterization, not tested in production.
- 3. Guaranteed by design, not tested in production.




Figure 35. ACC<sub>LSI</sub> versus temperature

# 6.3.10 PLL characteristics

The parameters given in *Table 34* and *Table 35* are derived from tests performed under temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 14*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
f <sub>PLL_IN</sub>	PLL input clock <sup>(1)</sup>		0.95 (2)	1	2.10 <sup>(2)</sup>	MHz			
f <sub>PLL_OUT</sub>	PLL multiplier output clock		24	-	120	MHz			
f <sub>PLL48_OUT</sub>	48 MHz PLL multiplier output clock		-	-	48	MHz			
f <sub>VCO_OUT</sub>	PLL VCO output		192	-	432	MHz			
	PLL lock time	VCO freq = 192 MHz	75	-	200	110			
t <sub>LOCK</sub>	FLL IOCK UITIE	VCO freq = 432 MHz	100	-	300	μs			

Table 34. Main PLL characteristics



Table 34. Main PLL characteristics (continued)

Symbol	Parameter	Conditions	Conditions		Тур	Max	Unit
			RMS	-	25	-	
Jitter <sup>(3)</sup>	Cycle-to-cycle jitter	System clock	peak to peak	-	±150	-	
		120 MHz	RMS	-	15	-	
	Period Jitter	:	peak to peak	-	±200	-	ps
	Main clock output (MCO) for RMII Ethernet	Cycle to cycle at 50 on 1000 samples	-	32	-		
	Main clock output (MCO) for MII Ethernet	Cycle to cycle at 29 on 1000 samples	-	40	-		
	Bit Time CAN jitter	Cycle to cycle at 1 MHz on 1000 samples		-	330	-	
I <sub>DD(PLL)</sub> <sup>(4)</sup>	PLL power consumption on VDD	VCO freq = 192 MHz VCO freq = 432 MHz		0.15	_	0.40	mA
I'DD(PLL)	The power consumption on VDD			0.45	_	0.75	ША
I <sub>DDA(PLL)</sub> <sup>(4)</sup>	PLL power consumption on VDDA	VCO freq = 192 MI VCO freq = 432 MI		0.30 0.55	-	0.40 0.85	mA

<sup>1.</sup> Take care of using the appropriate division factor M to obtain the specified PLL input clock values. The M factor is shared between PLL and PLLI2S.

- 2. Guaranteed by design, not tested in production.
- 3. The use of 2 PLLs in parallel could degraded the Jitter up to +30%.
- 4. Based on characterization, not tested in production.

Table 35. PLLI2S (audio PLL) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>PLLI2S_IN</sub>	PLLI2S input clock <sup>(1)</sup>		0.95 <sup>(2)</sup>	1	2.10 <sup>(2)</sup>	MHz
f <sub>PLLI2S_OUT</sub>	PLLI2S multiplier output clock				216	MHz
f <sub>VCO_OUT</sub>	PLLI2S VCO output		192		432	MHz
t <sub>LOCK</sub>	PLLI2S lock time	VCO freq = 192 MHz	75		200	- µs
		VCO freq = 432 MHz	100	-	300	

Table 35. PLLI2S (audio PLL) characteristics (continued)

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
		Cycle to cycle at	RMS	-	90	-	
Jitter <sup>(3)</sup>	Master I2S clock jitter	12.288 MHz on 48KHz period, N=432, R=5	peak to peak	-	±280	-	ps
		Average frequency of 12.288 MHz N=432, R=5 on 1000 samples		-	90	-	ps
	WS I2S clock jitter	Cycle to cycle at 48 KHz on 1000 samples		-	400	-	ps
I <sub>DD(PLLI2S)</sub> <sup>(4)</sup>	PLLI2S power consumption on $V_{DD}$	VCO freq = 192 MHz VCO freq = 432 MHz		0.15 0.45	-	0.40 0.75	mA
I <sub>DDA(PLLI2S)</sub> (4)	PLLI2S power consumption on $V_{\rm DDA}$	VCO freq = 192 MHz VCO freq = 432 MHz		0.30 0.55	-	0.40 0.85	mA

<sup>1.</sup> Take care of using the appropriate division factor M to have the specified PLL input clock values.

<sup>2.</sup> Guaranteed by design, not tested in production.

<sup>3.</sup> Value given with main PLL running.

<sup>4.</sup> Based on characterization, not tested in production.

# 6.3.11 PLL spread spectrum clock generation (SSCG) characteristics

The spread spectrum clock generation (SSCG) feature allows to reduce electromagnetic interferences (see *Table 42: EMI characteristics*). It is available only on the main PLL.

Table 36. SSCG parameters constraint

Symbol	Parameter	Min	Тур	Max <sup>(1)</sup>	Unit
f <sub>Mod</sub>	Modulation frequency	-	-	10	KHz
md	Peak modulation depth	0.25	-	2	%
MODEPER * INCSTEP		-	-	2 <sup>15</sup> –1	-

<sup>1.</sup> Guaranteed by design, not tested in production.

#### **Equation 1**

The frequency modulation period (MODEPER) is given by the equation below:

$$MODEPER = round[f_{PLL \ IN}/(4 \times f_{Mod})]$$

 $f_{\mbox{\scriptsize PLL}\mbox{\scriptsize IN}}$  and  $f_{\mbox{\scriptsize Mod}}$  must be expressed in Hz.

As an example:

If  $f_{PLL\_IN}$  = 1 MHz and  $f_{MOD}$  = 1 kHz, the modulation depth (MODEPER) is given by equation 1:

MODEPER = round
$$[10^6/(4 \times 10^3)] = 250$$

#### **Equation 2**

Equation 2 allows to calculate the increment step (INCSTEP):

INCSTEP = round[
$$((2^{15} - 1) \times md \times PLLN)/(100 \times 5 \times MODEPER)$$
]

 $f_{VCO\ OUT}$  must be expressed in MHz.

With a modulation depth (md) = ±2 % (4 % peak to peak), and PLLN = 240 (in MHz):

INCSTEP = round[
$$((2^{15} - 1) \times 2 \times 240)/(100 \times 5 \times 250)$$
] = 126md(quantitazed)%

An amplitude quantization error may be generated because the linear modulation profile is obtained by taking the quantized values (rounded to the nearest integer) of MODPER and INCSTEP. As a result, the achieved modulation depth is quantized. The percentage quantized modulation depth is given by the following formula:

$$\text{md}_{\text{quantized}}\% \text{ = } (\text{MODEPER} \times \text{INCSTEP} \times 100 \times 5) / ((2^{15} - 1) \times \text{PLLN})$$

As a result:

$$md_{quantized}\% = (250 \times 126 \times 100 \times 5)/((2^{15} - 1) \times 240) = 2.0002\%$$
(peak)



*Figure 36* and *Figure 37* show the main PLL output clock waveforms in center spread and down spread modes, where:

F0 is  $f_{PLL\_OUT}$  nominal.

 $T_{\text{mode}}$  is the modulation period.

md is the modulation depth.

Figure 36. PLL output clock waveforms in center spread mode





Figure 37. PLL output clock waveforms in down spread mode



# 6.3.12 Memory characteristics

#### Flash memory

96/178

The characteristics are given at  $T_A$  = -40 to 105  $^{\circ}C$  unless otherwise specified.

DocID15818 Rev 11

Table 37. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I <sub>DD</sub>	Supply current	Write / Erase 8-bit mode V <sub>DD</sub> = 1.8 V	-	5	-	
		Write / Erase 16-bit mode V <sub>DD</sub> = 2.1 V	-	8	-	mA
		Write / Erase 32-bit mode V <sub>DD</sub> = 3.3 V	-	12	-	

Table 38. Flash memory programming

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit
t <sub>prog</sub>	Word programming time	Program/erase parallelism (PSIZE) = x 8/16/32	-	16	100 <sup>(2)</sup>	μs
	Sector (16 KB) erase time	Program/erase parallelism (PSIZE) = x 8	-	400	800	
t <sub>ERASE16KB</sub>		Program/erase parallelism (PSIZE) = x 16	-	300	600	ms
		Program/erase parallelism (PSIZE) = x 32	-	250	500	
		Program/erase parallelism (PSIZE) = x 8	-	1200	2400	
terase64kB	Sector (64 KB) erase time	Program/erase parallelism (PSIZE) = x 16	-	700	1400	ms
		Program/erase parallelism (PSIZE) = x 32	-	550	1100	
		Program/erase parallelism (PSIZE) = x 8	-	2	4	
t <sub>ERASE128KB</sub>	Sector (128 KB) erase time	Program/erase parallelism (PSIZE) = x 16	-	1.3	2.6	s
		Program/erase parallelism (PSIZE) = x 32	-	1	2	
		Program/erase parallelism (PSIZE) = x 8	-	16	32	
t <sub>ME</sub>	Mass erase time	Program/erase parallelism (PSIZE) = x 16	-	11	22	S
		Program/erase parallelism (PSIZE) = x 32	-	8	16	
		32-bit program operation	2.7	-	3.6	V
$V_{prog}$	Programming voltage	16-bit program operation	2.1	ı	3.6	٧
		8-bit program operation	1.8	-	3.6	V

<sup>1.</sup> Based on characterization, not tested in production.

<sup>2.</sup> The maximum programming time is measured after 100K erase operations.



Min<sup>(1)</sup> Max<sup>(1)</sup> **Symbol Parameter Conditions** Typ Unit  $100^{(2)}$ Double word programming 16 μs t<sub>prog</sub> 230 Sector (16 KB) erase time t<sub>ERASE16KB</sub>  $T_A = 0$  to +40 °C Sector (64 KB) erase time  $V_{DD} = 3.3 \text{ V}$ 490 ms t<sub>ERASE64KB</sub>  $V_{PP} = 8.5 \text{ V}$ Sector (128 KB) erase time 875 t<sub>ERASE128KB</sub> Mass erase time 6.9 s  $t_{ME}$ Programming voltage 2.7 3.6 V  $V_{prog}$ V<sub>PP</sub> voltage range 7 9 ٧  $V_{PP}$ Minimum current sunk on 10 mA  $I_{PP}$ the V<sub>PP</sub> pin Cumulative time during  $t_{VPP}^{(3)}$ 1 hour which V<sub>PP</sub> is applied

Table 39. Flash memory programming with V<sub>PP</sub>

<sup>3.</sup> V<sub>PP</sub> should only be connected during programming/erasing.

	10.010	o. Flash memory endurance and d		1
Cumbal	nbol Parameter	Porometer Conditions		Unit
Symbol Parameter		Conditions	Min <sup>(1)</sup>	Unit
N <sub>END</sub>	Endurance	$T_A = -40 \text{ to } +85 ^{\circ}\text{C} \text{ (6 suffix versions)}$ $T_A = -40 \text{ to } +105 ^{\circ}\text{C} \text{ (7 suffix versions)}$	10	kcycles
		1 kcycle <sup>(2)</sup> at T <sub>A</sub> = 85 °C	30	
t <sub>RET</sub>	t <sub>RET</sub> Data retention	1 kcycle <sup>(2)</sup> at T <sub>A</sub> = 105 °C	10	Years
		10 kcycles <sup>(2)</sup> at T <sub>A</sub> = 55 °C	20	

Table 40. Flash memory endurance and data retention

#### 6.3.13 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

# Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A burst of fast transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.



<sup>1.</sup> Guaranteed by design, not tested in production.

<sup>2.</sup> The maximum programming time is measured after 100K erase operations.

<sup>1.</sup> Based on characterization, not tested in production.

<sup>2.</sup> Cycling performed over the whole temperature range.

4A

+25 °C, f<sub>HCLK</sub> = 120 MHz, conforms

to IEC 61000-4-2

The test results are given in *Table 41*. They are based on the EMS levels and classes defined in application note AN1709.

SymbolParameterConditionsLevel/Class $V_{FESD}$ Voltage limits to be applied on any I/O pin to induce a functional disturbance $V_{DD} = 3.3 \text{ V}$ , LQFP176,  $T_A = +25 \,^{\circ}\text{C}$ ,  $f_{HCLK} = 120 \,\text{MHz}$ , conforms to IEC 61000-4-22BFast transient voltage burst limits to be

Table 41. EMS characteristics

#### Designing hardened software to avoid noise problems

applied through 100 pF on V<sub>DD</sub> and V<sub>SS</sub>

pins to induce a functional disturbance

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

#### Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset

 $V_{EFTB}$ 

• Critical Data corruption (control registers...)

#### **Prequalification trials**

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).



## **Electromagnetic Interference (EMI)g**

The electromagnetic field emitted by the device are monitored while a simple application, executing EEMBC<sup>®</sup> code, is running. This emission test is compliant with SAE IEC61967-2 standard which specifies the test board and the pin loading.

Table 42. EMI characteristics

Symbol	Parameter	Conditions	Monitored frequency band	Max vs. [f <sub>HSE</sub> /f <sub>CPU</sub> ]	Unit
			nequency band	25/120 MHz	
		V <sub>DD</sub> = 3.3 V, T <sub>A</sub> = 25 °C, LQFP176	0.1 to 30 MHz		
	package, conforming to SAE J1752/3	30 to 130 MHz	25	dΒμV	
		EEMBC, code running with ART enabled, peripheral clock disabled	130 MHz to 1GHz		
S	Peak level		SAE EMI Level	4	-
S <sub>EMI</sub>	reak level	V <sub>DD</sub> = 3.3 V, T <sub>A</sub> = 25 °C, LQFP176	0.1 to 30 MHz	28	
		package, conforming to SAE J1752/3 EEMBC, code running with ART	30 to 130 MHz	26	dΒμV
		enabled, PLL spread spectrum	130 MHz to 1GHz	22	
		enabled, peripheral clock disabled	SAE EMI level	4	-

# 6.3.14 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

#### Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

Table 43. ESD absolute maximum ratings

Symbol	Ratings	Conditions	Class	Maximum value <sup>(1)</sup>	Unit
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	T <sub>A</sub> = +25 °C conforming to JESD22-A114	2	2000 <sup>(2)</sup>	V
V <sub>ESD(CDM)</sub>	Electrostatic discharge voltage (charge device model)	T <sub>A</sub> = +25 °C conforming to JESD22-C101	II	500	V

<sup>1.</sup> Based on characterization results, not tested in production.

<sup>2.</sup> On  $V_{BAT}$  pin,  $V_{ESD(HBM)}$  is limited to 1000 V.

## Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 44. Electrical sensitivities

	Symbol	Parameter	Conditions	Class
Ī	LU	Static latch-up class	T <sub>A</sub> = +105 °C conforming to JESD78A	II level A

# 6.3.15 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below  $V_{SS}$  or above  $V_{DD}$  (for standard, 3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

## Functional susceptibilty to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (>5 LSB TUE), out of spec current injection on adjacent pins or other functional failure (for example reset, oscillator frequency deviation).

The test results are given in Table 45.

Table 45. I/O current injection susceptibility

		Functional s		
Symbol			Positive injection	Unit
	Injected current on all FT pins	<b>–</b> 5	+0	mA
INJ	Injected current on any other pin	<b>–</b> 5	+5	IIIA

# 6.3.16 I/O port characteristics

# General input/output characteristics

Unless otherwise specified, the parameters given in *Table 50* are derived from tests performed under the conditions summarized in *Table 14: General operating conditions*.

All I/Os are CMOS and TTL compliant except for BOOT0 and BOOT1.

Table 46. I/O static characteristics<sup>(1)</sup>

Symbol	Para	Parameter		Min	Тур	Max	Unit
		TTa, FT and NRST I/Os		-	-	0.35V <sub>DD</sub> -0.04 <sup>(2)</sup>	
VII	V <sub>IL</sub> Low level input voltage BOOT0  I/O input low level voltage except BOOT0	воото		-	-	TBD <sup>(2)</sup>	
			-	-	0.3V <sub>DD</sub> <sup>(3)</sup>	V	
		TTa, FT and NRST I/Os <sup>(4)</sup>	1.6 V ≤ V <sub>DD</sub> ≤ 3.6 V	0.45V <sub>DD</sub> +0.3 <sup>(2)</sup>	-	-	V
V <sub>IH</sub>	High level	воото		TBD <sup>(2)</sup>	-	-	
- 111	H input voltage	I/O input low level voltage except BOOT0		0.7V <sub>DD</sub> <sup>(3)</sup>	-	-	
$V_{hys}$	Schmitt trigger	TTa, FT and NRST I/Os		10% V <sub>DDIO</sub> <sup>(2)(5)</sup>	-	-	mV
	hysteresis	воото		TBD <sup>(2)</sup>	-	-	
	I/O input leaka	ge current <sup>(6)</sup>	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	±1	
l <sub>lkg</sub>	I/O FT input lea	akage current (5)	V <sub>IN</sub> = 5 V	-	-	3	μA
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(7)</sup>	All pins except for PA10 and PB12	$V_{IN} = V_{SS}$	30	40	50	
	resistor	PA10 and PB12		8	11	15	kΩ
R <sub>PD</sub>	Weak pull- down equivalent	All pins except for PA10 and PB12	$V_{IN} = V_{DD}$	30	40	50	L77
	resistor	PA10 and PB12		8	11	15	
C <sub>IO</sub> <sup>(2)</sup>	I/O pin capacitance				5		pF

<sup>1.</sup> TBD stands for "to be defined".



<sup>2.</sup> Data based on design simulation only. Not tested in production.

<sup>3.</sup> Tested in production.

<sup>4.</sup> To sustain a voltage higher than  $V_{DD}$  +0.3 V, the internal pull-up/pull-down resistors must be disabled.

<sup>5.</sup> With a minimum of 200 mV.

<sup>6.</sup> Leakage could be higher than the maximum value, if negative current is injected on adjacent pins.

Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This MOS/NMOS contribution to the series resistance is minimum (~10% order).

## **Output driving current**

The GPIOs (general purpose input/outputs) can sink or source up to  $\pm 8$  mA, and sink or source up to  $\pm 20$  mA (with a relaxed  $V_{OL}/V_{OH}$ ) except PC13, PC14 and PC15 which can sink or source up to  $\pm 3$ mA. When using the PC13 to PC15 GPIOs in output mode, the speed should not exceed 2 MHz with a maximum load of 30 pF.

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in Section 6.2:

- The sum of the currents sourced by all the I/Os on V<sub>DD</sub>, plus the maximum Run consumption of the MCU sourced on V<sub>DD</sub>, cannot exceed the absolute maximum rating I<sub>VDD</sub> (see *Table 12*).
- The sum of the currents sunk by all the I/Os on V<sub>SS</sub> plus the maximum Run consumption of the MCU sunk on V<sub>SS</sub> cannot exceed the absolute maximum rating I<sub>VSS</sub> (see *Table 12*).

### **Output voltage levels**

Unless otherwise specified, the parameters given in *Table 47* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 14*. All I/Os are CMOS and TTL compliant.

Table 47. Output voltage characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Max	Unit	
V <sub>OL</sub> <sup>(2)</sup>	Output low level voltage for an I/O pin when 8 pins are sunk at same time	CMOS ports	-	0.4	V	
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin when 8 pins are sourced at same time	2.7 V < V <sub>DD</sub> < 3.6 V	V <sub>DD</sub> -0.4	-	1 '	
V <sub>OL</sub> (2)	Output low level voltage for an I/O pin when 8 pins are sunk at same time	TTL ports	-	0.4	V	
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin when 8 pins are sourced at same time	2.7 V < V <sub>DD</sub> < 3.6 V	2.4	-	<b>v</b>	
V <sub>OL</sub> <sup>(2)(4)</sup>	Output low level voltage for an I/O pin when 8 pins are sunk at same time	I <sub>IO</sub> = +20 mA	-	1.3	V	
V <sub>OH</sub> <sup>(3)(4)</sup>	Output high level voltage for an I/O pin when 8 pins are sourced at same time	2.7 V < V <sub>DD</sub> < 3.6 V	V <sub>DD</sub> -1.3	-	V	
V <sub>OL</sub> <sup>(2)(4)</sup>	Output low level voltage for an I/O pin when 8 pins are sunk at same time	I <sub>IO</sub> = +6 mA	-	0.4	V	
V <sub>OH</sub> <sup>(3)(4)</sup>	Output high level voltage for an I/O pin when 8 pins are sourced at same time	2 V < V <sub>DD</sub> < 2.7 V	V <sub>DD</sub> -0.4	-	V	

PC13, PC14, PC15 and PI8 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 and PI8 in output mode is limited: the speed should not exceed 2 MHz with a maximum load of 30 pF and these I/Os must not be used as a current source (e.g. to drive an LED).

- 3. The  $I_{\rm IO}$  current sourced by the device must always respect the absolute maximum rating specified in *Table 12* and the sum of  $I_{\rm IO}$  (I/O ports and control pins) must not exceed  $I_{\rm VDD}$ .
- 4. Based on characterization data, not tested in production.



<sup>2.</sup> The  $I_{|O}$  current sunk by the device must always respect the absolute maximum rating specified in *Table 12* and the sum of  $I_{|O|}$  (I/O ports and control pins) must not exceed  $I_{VSS}$ .

# Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 38* and *Table 48*, respectively.

Unless otherwise specified, the parameters given in *Table 48* are derived from tests performed under the ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 14*.

Table 48. I/O AC characteristics<sup>(1)</sup>

OSPEEDRy [1:0] bit value <sup>(1)</sup>	Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
			C <sub>L</sub> = 50 pF, V <sub>DD &gt;</sub> 2.70 V	-	-	4		
	f	Maximum frequency <sup>(2)</sup>	C <sub>L</sub> = 50 pF, V <sub>DD &gt;</sub> 1.8 V	-	-	2	MHz	
00	'max(IO)out	maximum frequency.	$C_L = 10 \text{ pF, } V_{DD} > 2.70 \text{ V}$	-	-	8	1011 12	
00			$C_L = 10 \text{ pF, } V_{DD} > 1.8 \text{ V}$	-	-	4		
	t <sub>f(IO)out</sub> / t <sub>r(IO)out</sub>	Output high to low level fall time and output low to high level rise time	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 1.8 V to 3.6 V	-	-	100	ns	
			C <sub>L</sub> = 50 pF, V <sub>DD &gt;</sub> 2.70 V	-	-	25		
	f <sub>max(IO)out</sub>	f May	Maximum fraguanay(2)	C <sub>L</sub> = 50 pF, V <sub>DD &gt;</sub> 1.8 V	pF, V <sub>DD &gt;</sub> 1.8 V -	-	12.5	MHz
		Maximum frequency <sup>(2)</sup>	C <sub>L</sub> = 10 pF, V <sub>DD &gt;</sub> 2.70 V	-	-	50 <sup>(3)</sup>	· IVITIZ	
01			C <sub>L</sub> = 10 pF, V <sub>DD &gt;</sub> 1.8 V	-	-	20		
U I		Output high to low level fall time and output low to high level rise time	C <sub>L</sub> = 50 pF, V <sub>DD</sub> >2.7 V	-	-	10	- ns	
	t <sub>f(IO)out</sub> /		C <sub>L</sub> = 50 pF, V <sub>DD &gt;</sub> 1.8 V	-	-	20		
	t <sub>r(IO)out</sub>		$C_L = 10 \text{ pF, } V_{DD} > 2.70 \text{ V}$	-	-	6		
			$C_L = 10 \text{ pF, } V_{DD} > 1.8 \text{ V}$	-	-	10		
			$C_L = 40 \text{ pF}, V_{DD} > 2.70 \text{ V}$	-	-	25		
	f	Maximum frequency <sup>(2)</sup>	$C_L = 40 \text{ pF}, V_{DD} > 1.8 \text{ V}$	-	-	20	MHz	
	'max(IO)out	maximum nequency	$C_L = 10 \text{ pF, } V_{DD} > 2.70 \text{ V}$	-	-	100 <sup>(3)</sup>	IVII IZ	
10			C <sub>L</sub> = 10 pF, V <sub>DD &gt;</sub> 1.8 V	-	-	50 <sup>(3)</sup>	,	
			$C_L = 40 \text{ pF}, V_{DD} > 2.70 \text{ V}$	-	-	6		
	t <sub>f(IO)out</sub> /	Output high to low level fall time and output low to high	C <sub>L</sub> = 40 pF, V <sub>DD &gt;</sub> 1.8 V	-	-	10	ne	
	t <sub>r(IO)out</sub>	level rise time	C <sub>L</sub> = 10 pF, V <sub>DD &gt;</sub> 2.70 V	-		4	ns	
			C <sub>L</sub> = 10 pF, V <sub>DD &gt;</sub> 1.8 V	-		6		



OSPEEDRy [1:0] bit value <sup>(1)</sup>	Symbol	Parameter	Conditions	Min	Тур	Max	Unit
			$C_L = 30 \text{ pF, V}_{DD} > 2.70 \text{ V}$	-	-	100 <sup>(3)</sup>	
	f	Maximum frequency <sup>(2)</sup>	C <sub>L</sub> = 30 pF, V <sub>DD &gt;</sub> 1.8 V	-	-	50 <sup>(3)</sup>	MHz
11	Imax(IO)out		C <sub>L</sub> = 10 pF, V <sub>DD &gt;</sub> 2.70 V	-	-	180 <sup>(3)</sup>	IVII IZ
			C <sub>L</sub> = 10 pF, V <sub>DD &gt;</sub> 1.8 V	-	-	100 <sup>(3)</sup>	
''			C <sub>L</sub> = 30 pF, V <sub>DD &gt;</sub> 2.70 V	-	-	4	
	t <sub>f(IO)out</sub> /	Output high to low level fall time and output low to high	C <sub>L</sub> = 30 pF, V <sub>DD &gt;</sub> 1.8 V	-	-	6	ns
	t <sub>r(IO)out</sub>	level rise time	C <sub>L</sub> = 10 pF, V <sub>DD &gt;</sub> 2.70 V	-	-	2.5	113
			C <sub>L</sub> = 10 pF, V <sub>DD &gt;</sub> 1.8 V	-	-	4	
-	t <sub>EXTIpw</sub>	Pulse width of external signals detected by the EXTI controller		10	-	-	ns

Table 48. I/O AC characteristics<sup>(1)</sup> (continued)

- 2. The maximum frequency is defined in Figure 38.
- 3. For maximum frequencies above 50 MHz, the compensation cell should be used.

EXTERNAL  $t_r(IO)$ out  $t_r(IO)$ 

Figure 38. I/O AC characteristics definition

The I/O speed is configured using the OSPEEDRy[1:0] bits. Refer to the STM32F20/21xxx reference manual for a description of the GPIOx\_SPEEDR GPIO port output speed register.

# 6.3.17 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R<sub>PLI</sub> (see *Table 49*).

Unless otherwise specified, the parameters given in *Table 49* are derived from tests performed under the ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 14*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IL(NRST)</sub> <sup>(1)</sup>	NRST input low level voltage	TTL ports	-	-	8.0	V
V <sub>IH(NRST)</sub> <sup>(1)</sup>	NRST input high level voltage	$2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	2	-	-	V
V <sub>IL(NRST)</sub> <sup>(1)</sup>	NRST input low level voltage	CMOS ports	-	-	0.3V <sub>DD</sub>	٧
V <sub>IH(NRST)</sub> <sup>(1)</sup>	NRST input high level voltage	$1.8 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	0.7V <sub>DD</sub>	-	-	V
V <sub>hys(NRST)</sub>	NRST Schmitt trigger voltage hysteresis		-	200	-	mV
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(2)</sup>	$V_{IN} = V_{SS}$	30	40	50	kΩ
V <sub>F(NRST)</sub> <sup>(1)</sup>	NRST Input filtered pulse		-	-	100	ns
V <sub>NF(NRST)</sub> <sup>(1)</sup>	NRST Input not filtered pulse	V <sub>DD</sub> > 2.7 V	300	-	-	ns
T <sub>NRST_OUT</sub>	Generated reset pulse duration	Internal Reset source	20	-	-	μs

Table 49. NRST pin characteristics

<sup>2.</sup> The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).




Figure 39. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- 2. The user must ensure that the level on the NRST pin can go below the V<sub>IL(NRST)</sub> max level specified in *Table 49*. Otherwise the reset is not taken into account by the device.

<sup>1.</sup> Guaranteed by design, not tested in production.

## 6.3.18 TIM timer characteristics

The parameters given in *Table 50* and *Table 51* are guaranteed by design.

Refer to *Section 6.3.16: I/O port characteristics* for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 50. Characteristics of TIMx connected to the APB1 domain<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
t <sub>res(TIM)</sub>	Timer resolution time	AHB/APB1 prescaler distinct from 1, f <sub>TIMxCLK</sub> = 60 MHz	1	-	t <sub>TIMxCLK</sub>
			16.7	-	ns
		AHB/APB1 prescaler = 1, f <sub>TIMxCLK</sub> = 30 MHz	1	-	t <sub>TIMxCLK</sub>
			33.3	-	ns
f <sub>EXT</sub>	Timer external clock frequency on CH1 to CH4	f <sub>TIMxCLK</sub> = 60 MHz APB1= 30 MHz	0	f <sub>TIMxCLK</sub> /2	MHz
			0	30	MHz
Res <sub>TIM</sub>	Timer resolution		-	16/32	bit
<sup>t</sup> COUNTER	16-bit counter clock period when internal clock is selected		1	65536	t <sub>TIMxCLK</sub>
			0.0167	1092	μs
	32-bit counter clock period when internal clock is selected		1	-	t <sub>TIMxCLK</sub>
			0.0167	71582788	μs
t <sub>MAX_COUNT</sub>	Maximum possible count		-	65536 × 65536	t <sub>TIMxCLK</sub>
			-	71.6	s

<sup>1.</sup> TIMx is used as a general term to refer to the TIM2, TIM3, TIM4, TIM5, TIM6, TIM7, and TIM12 timers.

Symbol	Parameter	Conditions	Min	Max	Unit
t <sub>res(TIM)</sub>	Timer resolution time	AHB/APB2 prescaler distinct from 1, f <sub>TIMxCLK</sub> = 120 MHz	1	-	t <sub>TIMxCLK</sub>
			8.3	-	ns
		AHB/APB2	1	-	t <sub>TIMxCLK</sub>
		prescaler = 1, f <sub>TIMxCLK</sub> = 60 MHz	16.7	-	ns
f <sub>EXT</sub>	Timer external clock frequency on CH1 to CH4	f <sub>TIMxCLK</sub> = 120 MHz APB2 = 60 MHz	0	f <sub>TIMxCLK</sub> /2	MHz
			0	60	MHz
Res <sub>TIM</sub>	Timer resolution		-	16	bit
t <sub>COUNTER</sub>	16-bit counter clock period when internal clock is selected		1	65536	t <sub>TIMxCLK</sub>
			0.0083	546	μs
t <sub>MAX_COUNT</sub>	Maximum possible count		-	65536 × 65536	t <sub>TIMxCLK</sub>
			-	35.79	S

Table 51. Characteristics of TIMx connected to the APB2 domain<sup>(1)</sup>

#### **Communications interfaces** 6.3.19

# I<sup>2</sup>C interface characteristics

STM32F205xx and STM32F207xx I<sup>2</sup>C interface meets the requirements of the standard I<sup>2</sup>C communication protocol with the following restrictions: the I/O pins SDA and SCL are mapped to are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V<sub>DD</sub> is disabled, but is still present.

The I<sup>2</sup>C characteristics are described in *Table 52*. Refer also to *Section 6.3.16*: I/O port characteristics for more details on the input/output alternate function characteristics (SDA and SCL).



<sup>1.</sup> TIMx is used as a general term to refer to the TIM1, TIM8, TIM9, TIM10, and TIM11 timers.

Table 52. I<sup>2</sup>C characteristics

Symbol	Parameter	Standard mode I <sup>2</sup> C <sup>(1)(2)</sup>		Fast mode	Unit	
		Min	Max	Min	Max	
t <sub>w(SCLL)</sub>	SCL clock low time	4.7	-	1.3	-	0
t <sub>w(SCLH)</sub>	SCL clock high time	4.0	-	0.6	-	μs
t <sub>su(SDA)</sub>	SDA setup time	250	-	100	-	
t <sub>h(SDA)</sub>	SDA data hold time	-	3450 <sup>(3)</sup>	-	900 <sup>(3)</sup>	
t <sub>r(SDA)</sub>	SDA and SCL rise time	-	1000	-	300	ns
t <sub>f(SDA)</sub>	SDA and SCL fall time	-	300	-	300	
t <sub>h(STA)</sub>	Start condition hold time	4.0	-	0.6	-	
t <sub>su(STA)</sub>	Repeated Start condition setup time	4.7	-	0.6	-	μs
t <sub>su(STO)</sub>	Stop condition setup time	4.0	-	0.6	-	μs
t <sub>w(STO:STA)</sub>	Stop to Start condition time (bus free)	4.7	-	1.3	-	μs
C <sub>b</sub>	Capacitive load for each bus line	-	400	-	400	pF
t <sub>SP</sub>	Pulse width of the spikes that are suppressed by the analog filter	0	50 <sup>(4)</sup>	0	50	ns

<sup>1.</sup> Guaranteed by design, not tested in production.

<sup>2.</sup> f<sub>PCLK1</sub> must be at least 2 MHz to achieve standard mode I<sup>2</sup>C frequencies. It must be at least 4 MHz to achieve fast mode I<sup>2</sup>C frequencies, and a multiple of 10 MHz to reach the 400 kHz maximum I<sup>2</sup>C fast mode clock

The maximum Data hold time has only to be met if the interface does not stretch the low period of the SCL signal.

<sup>4.</sup> The minimum width of the spikes filtered by the analog filter is above  $t_{SP(max)}$ .




Figure 40. I<sup>2</sup>C bus AC waveforms and measurement circuit

- 1. R<sub>S</sub>= series protection resistor.
- 2. R<sub>P</sub> = external pull-up resistor.
- 3.  $V_{DD\ I2C}$  is the  $I^2C$  bus power supply.

Table 53. SCL frequency ( $f_{PCLK1}$ = 30 MHz., $V_{DD}$  = 3.3 V)<sup>(1)(2)</sup>

f (kH=)	I2C_CCR value
f <sub>SCL</sub> (kHz)	$R_P = 4.7 \text{ k}\Omega$
400	0x8019
300	0x8021
200	0x8032
100	0x0096
50	0x012C
20	0x02EE

<sup>1.</sup>  $R_P$  = External pull-up resistance,  $f_{SCL}$  =  $I^2C$  speed,

<sup>2.</sup> For speeds around 200 kHz, the tolerance on the achieved speed is of  $\pm 5\%$ . For other speed ranges, the tolerance on the achieved speed  $\pm 2\%$ . These variations depend on the accuracy of the external components used to design the application.

# I<sup>2</sup>S - SPI interface characteristics

Unless otherwise specified, the parameters given in *Table 54* for SPI or in *Table 55* for  $I^2S$  are derived from tests performed under the ambient temperature,  $f_{PCLKX}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 14*.

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI and WS, CK, SD for I<sup>2</sup>S).

Table 54. SPI characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>SCK</sub>	SPI clock frequency	SPI1 master/slave mode	-	30	MHz
1/t <sub>c(SCK)</sub>	SPI Clock frequency	SPI2/SPI3 master/slave mode	-	15	IVIITZ
t <sub>r(SCL)</sub>	SPI clock rise and fall time	Capacitive load: C = 30 pF, f <sub>PCLK</sub> = 30 MHz	-	8	ns
DuCy(SCK)	SPI slave input clock duty cycle	Slave mode	30	70	%
t <sub>su(NSS)</sub> <sup>(1)</sup>	NSS setup time	Slave mode	4t <sub>PCLK</sub>	-	
t <sub>h(NSS)</sub> <sup>(1)</sup>	NSS hold time	Slave mode	2t <sub>PCLK</sub>	-	
t <sub>w(SCLH)</sub> (1) t <sub>w(SCLL)</sub> (1)	SCK high and low time	Master mode, f <sub>PCLK</sub> = 30 MHz, presc = 2	t <sub>PCLK</sub> -3	t <sub>PCLK</sub> +3	
t <sub>su(MI)</sub> (1)	Data input setup time	Master mode	5	-	
$t_{su(MI)}^{(1)}_{(1)}$	Data input setup time	Slave mode	5	-	
t <sub>h(MI)</sub> (1) t <sub>h(SI)</sub> (1)	Data input hold time	Master mode	5	-	
t <sub>h(SI)</sub> (1)	Data input noid time	Slave mode	4	-	ns
t <sub>a(SO)</sub> <sup>(1)(2)</sup>	Data output access time	Slave mode, f <sub>PCLK</sub> = 30 MHz	0	3t <sub>PCLK</sub>	
t <sub>dis(SO)</sub> (1)(3)	Data output disable time	Slave mode	2	10	
t <sub>v(SO)</sub> (1)	Data output valid time	Slave mode (after enable edge)	-	25	
t <sub>v(MO)</sub> <sup>(1)</sup>	Data output valid time	Master mode (after enable edge)	-	5	
t <sub>h(SO)</sub> <sup>(1)</sup>	Data output hold time	Slave mode (after enable edge)	15	-	
t <sub>h(MO)</sub> <sup>(1)</sup>	Data output noid time	Master mode (after enable edge)	2	-	

<sup>1.</sup> Based on characterization, not tested in production.


<sup>2.</sup> Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.

<sup>3.</sup> Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z

NSS input tc(SCK) th(NSS) <sup>t</sup>SU(NSS) CPHA=0 CPOL=0 <sup>t</sup>w(SCKH) <sup>t</sup>w(SCKL) CPHA=0 CPOL=1 tr(SCK) th(SO) ta(SO) tv(SO) t<sub>dis(SO)</sub> tf(SCK) MISO MSB O UT BIT6 OUT LSB OUT OUTPUT tsu(SI) → MOSI LSB IN MSB IN BIT1 IN INPUT ·th(SI)· ai14134c

Figure 41. SPI timing diagram - slave mode and CPHA = 0








Figure 43. SPI timing diagram - master mode

Table 55. I<sup>2</sup>S characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>CK</sub> 1/t <sub>c(CK)</sub>	I <sup>2</sup> S clock frequency	Master, 16-bit data, audio frequency = 48 kHz, main clock disabled	1.23	1.24	MHz
3(3.1)		Slave	0	64F <sub>S</sub> <sup>(1)</sup>	
t <sub>r(CK)</sub>	I <sup>2</sup> S clock rise and fall time	capacitive load C <sub>L</sub> = 50 pF	-	(2)	
t <sub>v(WS)</sub> (3)	WS valid time	Master	0.3	-	
t <sub>h(WS)</sub> (3)	WS hold time	Master	0	-	
t <sub>su(WS)</sub> (3)	WS setup time	Slave	3	-	
t <sub>h(WS)</sub> (3)	WS hold time	Slave	0	-	
t <sub>w(CKH)</sub> (3) t <sub>w(CKL)</sub> (3)	CK high and low time	Master f <sub>PCLK</sub> = 30 MHz	396	-	
t <sub>su(SD_MR)</sub> (3) t <sub>su(SD_SR)</sub> (3)	Data input setup time	Master receiver Slave receiver	45 0	-	ns
$t_{h(SD\_MR)}^{(3)(4)}_{(3)(4)}$ $t_{h(SD\_SR)}^{(3)(4)}$	Data input hold time	Master receiver: f <sub>PCLK</sub> = 30 MHz, Slave receiver: f <sub>PCLK</sub> = 30 MHz	13 0	-	
t <sub>v(SD_ST)</sub> (3)(4)	Data output valid time	Slave transmitter (after enable edge)	-	30	
t <sub>h(SD_ST)</sub> (3)	Data output hold time	Slave transmitter (after enable edge)	10	-	
t <sub>v(SD_MT)</sub> (3)(4)	Data output valid time	Master transmitter (after enable edge)	-	6	
t <sub>h(SD_MT)</sub> (3)	Data output hold time	Master transmitter (after enable edge)	0	-	

F<sub>S</sub> is the sampling frequency. Refer to the I2S section of the STM32F20xxx/21xxx reference manual for more details. f<sub>CK</sub> values reflect only the digital peripheral behavior which leads to a minimum of (I2SDIV/(2\*I2SDIV+ODD), a maximum of (I2SDIV+ODD)/(2\*I2SDIV+ODD) and F<sub>S</sub> maximum values for each mode/condition.

<sup>2.</sup> Refer to Table 48: I/O AC characteristics.

<sup>3.</sup> Based on design simulation and/or characterization results, not tested in production.

<sup>4.</sup> Depends on  $f_{PCLK}$ . For example, if  $f_{PCLK}$ =8 MHz, then  $T_{PCLK}$  = 1/ $f_{PLCLK}$  =125 ns.





Figure 44. I<sup>2</sup>S slave timing diagram (Philips protocol)<sup>(1)</sup>

LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.



- Based on characterization, not tested in production.
- LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first

### **USB OTG FS characteristics**

The USB OTG interface is USB-IF certified (Full-Speed). This interface is present in both the USB OTG HS and USB OTG FS controllers.

Table 56. USB OTG FS startup time

Symbol	Parameter	Max	Unit
t <sub>STARTUP</sub> <sup>(1)</sup>	USB OTG FS transceiver startup time	1	μs

<sup>1.</sup> Guaranteed by design, not tested in production.

Table 57, USB OTG FS DC electrical characteristics

Symbol		Parameter	Conditions	Min. <sup>(1)</sup>	Тур.	Max. <sup>(1)</sup>	Unit
	V <sub>DD</sub> USB OTG FS operating voltage		3.0 <sup>(2)</sup>	-	3.6	V	
Input	V <sub>DI</sub> <sup>(3)</sup>	Differential input sensitivity	I(USB_FS_DP/DM, USB_HS_DP/DM)	0.2	-	-	
levels	V <sub>CM</sub> <sup>(3)</sup> Differential common mode range Includes V <sub>DI</sub> range		Includes V <sub>DI</sub> range	0.8	-	2.5	V
	V <sub>SE</sub> <sup>(3)</sup>	Single ended receiver threshold		1.3	-	2.0	
Output	V <sub>OL</sub>	Static output level low	$R_L$ of 1.5 k $\Omega$ to 3.6 $V^{(4)}$	-	-	0.3	V
levels	V <sub>OH</sub>	Static output level high	$R_L$ of 15 k $\Omega$ to $V_{SS}^{(4)}$	2.8	-	3.6	v
D		PA11, PA12, PB14, PB15 (USB_FS_DP/DM, USB_HS_DP/DM)	V <sub>IN</sub> = V <sub>DD</sub>	17	21	24	
		PA9, PB13 (OTG_FS_VBUS, OTG_HS_VBUS)	VIN - VDD	0.65	1.1	2.0	kΩ
		PA12, PB15 (USB_FS_DP, USB_HS_DP)	V <sub>IN</sub> = V <sub>SS</sub>	1.5	1.8	2.1	
R <sub>F</sub>	PU	PA9, PB13 (OTG_FS_VBUS, OTG_HS_VBUS)	V <sub>IN</sub> = V <sub>SS</sub>	0.25	0.37	0.55	

<sup>1.</sup> All the voltages are measured from the local ground potential.



<sup>2.</sup> The STM32F205xx and STM32F207xx USB OTG FS functionality is ensured down to 2.7 V but not the full USB OTG FS electrical characteristics which are degraded in the 2.7-to-3.0 V  $\rm V_{DD}$  voltage range.

<sup>3.</sup> Guaranteed by design, not tested in production.

<sup>4.</sup>  $R_L$  is the load connected on the USB OTG FS drivers

Crossover points

Differential Data Lines

VCRS

VSS

t<sub>f</sub>

t<sub>r</sub>

ai14137

Figure 46. USB OTG FS timings: definition of data signal rise and fall time

Table 58. USB OTG FS electrical characteristics<sup>(1)</sup>

	Driver characteristics							
Symbol	Parameter	Conditions	Min	Max	Unit			
t <sub>r</sub>	Rise time <sup>(2)</sup>	C <sub>L</sub> = 50 pF	4	20	ns			
t <sub>f</sub>	Fall time <sup>(2)</sup>	C <sub>L</sub> = 50 pF	4	20	ns			
t <sub>rfm</sub>	Rise/ fall time matching	t <sub>r</sub> /t <sub>f</sub>	90	110	%			
V <sub>CRS</sub>	Output signal crossover voltage		1.3	2.0	V			

<sup>1.</sup> Guaranteed by design, not tested in production.

## **USB HS characteristics**

Table 59 shows the USB HS operating voltage.

Table 59. USB HS DC electrical characteristics

Symbol		Parameter	Min. <sup>(1)</sup>	Max. <sup>(1)</sup>	Unit
Input level	$V_{DD}$	USB OTG HS operating voltage	2.7	3.6	V

<sup>1.</sup> All the voltages are measured from the local ground potential.

Table 60. Clock timing parameters

Parameter <sup>(1)</sup>	Symbol	Min	Nominal	Max	Unit	
Frequency (first transition)	8-bit ±10%	F <sub>START_8BIT</sub>	54	60	66	MHz
Frequency (steady state) ±500	) ppm	F <sub>STEADY</sub>	59.97	60	60.03	MHz
Duty cycle (first transition) 8-bit ±10%		D <sub>START_8BIT</sub>	40	50	60	%
Duty cycle (steady state) ±500	D <sub>STEADY</sub>	49.975	50	50.025	%	
Time to reach the steady state duty cycle after the first transit		T <sub>STEADY</sub>	-	-	1.4	ms
Clock startup time after the	Peripheral	T <sub>START_DEV</sub>	-	-	5.6	ms
de-assertion of SuspendM	Host	T <sub>START_HOST</sub>	-	-	-	1115
PHY preparation time after the first transition of the input clock		T <sub>PREP</sub>	-	-	-	μs

<sup>1.</sup> Guaranteed by design, not tested in production.



<sup>2.</sup> Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification - Chapter 7 (version 2.0).




Figure 47. ULPI timing diagram

Table 61. ULPI timing

Symbol	Parameter	Valu	Unit	
Symbol	Farameter	Min.	Max.	Oill
+	Control in (ULPI_DIR) setup time	-	2.0	
t <sub>SC</sub>	Control in (ULPI_NXT) setup time	-	1.5	
t <sub>HC</sub>	Control in (ULPI_DIR, ULPI_NXT) hold time	0	-	
t <sub>SD</sub>	Data in setup time	-	2.0	ns
t <sub>HD</sub>	Data in hold time	0	-	
t <sub>DC</sub>	Control out (ULPI_STP) setup time and hold time	-	9.2	
t <sub>DD</sub>	Data out available from clock rising edge	-	10.7	

<sup>1.</sup>  $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V and } T_A = -40 \text{ to } 85 ^{\circ}\text{C}.$ 

### **Ethernet characteristics**

Table 62 shows the Ethernet operating voltage.

Table 62. Ethernet DC electrical characteristics

Symbol		Parameter	Min. <sup>(1)</sup>	Max. <sup>(1)</sup>	Unit
Input level	$V_{DD}$	Ethernet operating voltage	2.7	3.6	V

<sup>1.</sup> All the voltages are measured from the local ground potential.

*Table 63* gives the list of Ethernet MAC signals for the SMI (station management interface) and *Figure 48* shows the corresponding timing diagram.

ETH\_MDC

ETH\_MDIO(O)

ETH\_MDIO(I)

ai15666d

Figure 48. Ethernet SMI timing diagram

Table 63. Dynamics characteristics: Ethernet MAC signals for SMI

Symbol	Rating	Min	Тур	Max	Unit
t <sub>MDC</sub>	MDC cycle time (2.38 MHz)	411	420	425	ns
t <sub>d(MDIO)</sub>	MDIO write data valid time	6	10	13	ns
t <sub>su(MDIO)</sub>	Read data setup time	12	-	-	ns
t <sub>h(MDIO)</sub>	Read data hold time	0	-	-	ns

*Table 64* gives the list of Ethernet MAC signals for the RMII and *Figure 49* shows the corresponding timing diagram.

RMII\_REF\_CLK

RMII\_TX\_EN
RMII\_TXD[1:0]

RMII\_RXD[1:0]

RMII\_RXD[1:0]
RMII\_CRS\_DV

ai15667

Table 64. Dynamics characteristics: Ethernet MAC signals for RMII

Symbol	Rating	Min	Тур	Max	Unit
t <sub>su(RXD)</sub>	Receive data setup time	1	-	-	
t <sub>ih(RXD)</sub>	Receive data hold time	1.5	-	-	
t <sub>su(CRS)</sub>	Carrier sense set-up time	0	-	-	20
t <sub>ih(CRS)</sub>	Carrier sense hold time	2	-	-	ns
t <sub>d(TXEN)</sub>	Transmit enable valid delay time	9	11	13	
t <sub>d(TXD)</sub>	Transmit data valid delay time	9	11.5	14	

*Table 65* gives the list of Ethernet MAC signals for MII and *Figure 49* shows the corresponding timing diagram.




Figure 50. Ethernet MII timing diagram

Table 65. Dynamics characteristics: Ethernet MAC signals for MII

Symbol	Rating	Min	Тур	Max	Unit
t <sub>su(RXD)</sub>	Receive data setup time	7.5	-	-	ns
t <sub>ih(RXD)</sub>	Receive data hold time	1	-	-	ns
t <sub>su(DV)</sub>	Data valid setup time	4	-	-	ns
t <sub>ih(DV)</sub>	Data valid hold time	0	-	-	ns
t <sub>su(ER)</sub>	Error setup time	3.5	-	-	ns
t <sub>ih(ER)</sub>	Error hold time	0	-	-	ns
t <sub>d(TXEN)</sub>	Transmit enable valid delay time	-	11	14	ns
t <sub>d(TXD)</sub>	Transmit data valid delay time	-	11	14	ns

# CAN (controller area network) interface

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output alternate function characteristics (CANTX and CANRX).

# 6.3.20 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 66* are derived from tests performed under the ambient temperature,  $f_{PCLK2}$  frequency and  $V_{DDA}$  supply voltage conditions summarized in *Table 14*.

**Table 66. ADC characteristics** 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DDA}$	Power supply		1.8 <sup>(1)</sup>	-	3.6	V
V <sub>REF+</sub>	Positive reference voltage		1.8 <sup>(1)(2)</sup>	-	$V_{DDA}$	V
f	ADC clock frequency	$V_{DDA} = 1.8^{(1)}$ to 2.4 V	0.6	-	15	MHz
f <sub>ADC</sub>	ADC clock frequency	V <sub>DDA</sub> = 2.4 to 3.6 V	0.6	-	30	MHz
f <sub>TRIG</sub> (3)	External trigger frequency	f <sub>ADC</sub> = 30 MHz with 12-bit resolution	-	ı	1764	kHz
			-	-	17	1/f <sub>ADC</sub>
V <sub>AIN</sub>	Conversion voltage range <sup>(4)</sup>		0 (V <sub>SSA</sub> or V <sub>REF</sub> - tied to ground)	ı	V <sub>REF+</sub>	V
R <sub>AIN</sub> <sup>(3)</sup>	External input impedance	See <i>Equation 1</i> for details	-	-	50	kΩ
R <sub>ADC</sub> <sup>(3)(5)</sup>	Sampling switch resistance		1.5	ı	6	kΩ
C <sub>ADC</sub> <sup>(3)</sup>	Internal sample and hold capacitor		-	4	-	pF
t <sub>lat</sub> (3)	Injection trigger conversion	f <sub>ADC</sub> = 30 MHz	-	ı	0.100	μs
4at *	latency		-	ı	3 <sup>(6)</sup>	1/f <sub>ADC</sub>
t <sub>latr</sub> (3)	Regular trigger conversion latency	f <sub>ADC</sub> = 30 MHz	-	-	0.067	μs
чаtr	Tregular trigger conversion lateries		-	-	2 <sup>(6)</sup>	1/f <sub>ADC</sub>
t <sub>S</sub> <sup>(3)</sup>	Sampling time	f <sub>ADC</sub> = 30 MHz	0.100	-	16	μs
is	Camping time		3	ı	480	1/f <sub>ADC</sub>
t <sub>STAB</sub> (3)	Power-up time		-	2	3	μs
		f <sub>ADC</sub> = 30 MHz 12-bit resolution	0.5	-	16.40	μs
		f <sub>ADC</sub> = 30 MHz 10-bit resolution	0.43	-	16.34	μs
t <sub>CONV</sub> (3)	Total conversion time (including sampling time)	f <sub>ADC</sub> = 30 MHz 8-bit resolution	0.37	-	16.27	μs
		f <sub>ADC</sub> = 30 MHz 6-bit resolution	0.3	-	16.20	μs
		9 to 492 (t <sub>S</sub> for sampling approximation)	ng +n-bit resolution	for succ	cessive	1/f <sub>ADC</sub>



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		12-bit resolution Single ADC	-	-	2	Msps
f <sub>S</sub> <sup>(3)</sup>	Sampling rate (f <sub>ADC</sub> = 30 MHz)	12-bit resolution Interleave Dual ADC mode	-	-	3.75	Msps
		12-bit resolution Interleave Triple ADC mode	-	-	6	Msps
I <sub>VREF+</sub> (3)	ADC V <sub>REF</sub> DC current consumption in conversion mode		-	300	500	μA
I <sub>VDDA</sub> <sup>(3)</sup>	ADC VDDA DC current consumption in conversion mode		-	1.6	1.8	mA

Table 66. ADC characteristics (continued)

- 1. On devices in WLCSP64+2 package, if IRROFF is set to  $V_{DD}$ , the supply voltage can drop to 1.7 V when the device operates in the 0 to 70 °C temperature range using an external power supply supervisor (see Section 3.16).
- 2. It is recommended to maintain the voltage difference between  $V_{REF+}$  and  $V_{DDA}$  below 1.8 V.
- 3. Based on characterization, not tested in production.
- 4.  $V_{REF+}$  is internally connected to  $V_{DDA}$  and  $V_{REF-}$  is internally connected to  $V_{SSA}$ .
- 5.  $R_{ADC}$  maximum value is given for  $V_{DD}$ =1.8 V, and minimum value for  $V_{DD}$ =3.3 V.
- 6. For external triggers, a delay of 1/f<sub>PCLK2</sub> must be added to the latency specified in *Table 66*.

### Equation 1: R<sub>AIN</sub> max formula

$$R_{AIN} = \frac{(k-0.5)}{f_{ADC} \times C_{ADC} \times ln(2^{N+2})} - R_{ADC}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. N = 12 (from 12-bit resolution) and k is the number of sampling periods defined in the ADC\_SMPR1 register.

Table 67. ADC accuracy (1)

Symbol	Parameter	Test conditions	Тур	Max <sup>(2)</sup>	Unit
ET	Total unadjusted error	f <sub>PCLK2</sub> = 60 MHz,	±2	±5	
EO	Offset error		±1.5	±2.5	
EG	Gain error	$ f_{ADC}  = 30 \text{ MHz}, R_{AIN} < 10 \text{ k}\Omega,$	±1.5	±3	LSB
ED	Differential linearity error	$V_{DDA} = 1.8^{(3)} \text{ to } 3.6 \text{ V}$	±1	±2	
EL	Integral linearity error		±1.5	±3	

- 1. Better performance could be achieved in restricted  $V_{DD}$ , frequency and temperature ranges.
- 2. Based on characterization, not tested in production.
- On devices in WLCSP64+2 package, if IRROFF is set to V<sub>DD</sub>, the supply voltage can drop to 1.7 V when the device operates in the 0 to 70 °C temperature range using an external power supply supervisor (see Section 3.16).

Note: ADC accuracy vs. negative injection current: injecting a negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion



being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents. Any positive injection current within the limits specified for  $I_{INJ(PIN)}$  and  $\Sigma I_{INJ(PIN)}$  in Section 6.3.16 does not affect the ADC accuracy.





Figure 51. ADC accuracy characteristics

- 1. Example of an actual transfer curve.
- Ideal transfer curve.
- End point correlation line.
- $\mathsf{E}_\mathsf{T}$  = Total Unadjusted Error: maximum deviation between the actual and the ideal transfer curves. EO = Offset Error: deviation between the first actual transition and the first ideal one. EG = Gain Error: deviation between the last ideal transition and the last actual one.

  - ED = Differential Linearity Error: maximum deviation between actual steps and the ideal one. EL = Integral Linearity Error: maximum deviation between any actual transition and the end point correlation line.

Figure 52. Typical connection diagram using the ADC



- Refer to Table 66 for the values of  $\rm R_{AIN},\,R_{ADC}$  and  $\rm C_{ADC}.$
- C<sub>parasitic</sub> represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the

pad capacitance (roughly 7 pF). A high  $C_{\text{parasitic}}$  value downgrades conversion accuracy. To remedy this,  $f_{\text{ADC}}$  should be reduced.



ai17535


## General PCB design guidelines

Power supply decoupling should be performed as shown in Figure 53 or Figure 54, depending on whether  $V_{REF+}$  is connected to  $V_{DDA}$  or not. The 10 nF capacitors should be ceramic (good quality). They should be placed them as close as possible to the chip.

STM32F V<sub>REF+</sub> (See note 1)  $1 \mu F // 10 nF$ V<sub>DDA</sub> 1 μF // 10 nF V<sub>SSA</sub>/V<sub>REF-</sub> (See note 1)

Figure 53. Power supply and reference decoupling (V<sub>REF+</sub> not connected to V<sub>DDA</sub>)

 $V_{REF+}$  and  $V_{REF-}$  inputs are both available on UFBGA176 package.  $V_{REF+}$  is also available on all packages except for LQFP64. When  $V_{REF+}$  and  $V_{REF-}$  are not available, they are internally connected to  $V_{DDA}$  and  $V_{SSA}$ .



 $V_{REF+}$  and  $V_{REF-}$  inputs are both available on UFBGA176 package.  $V_{REF+}$  is also available on all packages except for LQFP64. When  $V_{REF+}$  and  $V_{REF-}$  are not available, they are internally connected to  $V_{DDA}$  and

# 6.3.21 DAC electrical characteristics

**Table 68. DAC characteristics** 

Symbol	Parameter	Min	Тур	Max	Unit	Comments		
$V_{DDA}$	Analog supply voltage	1.8 <sup>(1)</sup>	-	3.6	V			
V <sub>REF+</sub>	Reference supply voltage	1.8 <sup>(1)</sup>	1	3.6	V	$V_{REF+} \le V_{DDA}$		
$V_{SSA}$	Ground	0	-	0	V			
R <sub>LOAD</sub> <sup>(2)</sup>	Resistive load with buffer ON	5	-	-	kΩ			
R <sub>O</sub> <sup>(2)</sup>	Impedance output with buffer OFF	-	-	15	kΩ	When the buffer is OFF, the Minimum resistive load between DAC_OUT and $V_{SS}$ to have a 1% accuracy is 1.5 M $\Omega$		
C <sub>LOAD</sub> <sup>(2)</sup>	Capacitive load	-	ı	50	pF	Maximum capacitive load at DAC_OUT pin (when the buffer is ON).		
DAC_OUT min <sup>(2)</sup>	Lower DAC_OUT voltage with buffer ON	0.2	-	-	٧	It gives the maximum output excursion of the DAC. It corresponds to 12-bit input code (0x0E0) to (0xF1C) at V <sub>REF+</sub> =		
DAC_OUT max <sup>(2)</sup>	Higher DAC_OUT voltage with buffer ON	-	-	V <sub>DDA</sub> – 0.2	V	3.6 V and (0x1C7) to (0xE38) at V <sub>REF+</sub> = 1.8 V		
DAC_OUT min <sup>(2)</sup>	Lower DAC_OUT voltage with buffer OFF	-	0.5	-	mV	It gives the maximum output		
DAC_OUT max <sup>(2)</sup>	Higher DAC_OUT voltage with buffer OFF	-	1	V <sub>REF+</sub> – 1LSB	>	excursion of the DAC.		
I <sub>VREF+</sub> (4)	DAC DC V <sub>REF</sub> current consumption in quiescent	1	170	240	μA	With no load, worst code (0x800) at $V_{REF+}$ = 3.6 V in terms of DC consumption on the inputs		
VREF+	mode (Standby mode)	-	50	75	75	75	μΛ	With no load, worst code (0xF1C) at V <sub>REF+</sub> = 3.6 V in terms of DC consumption on the inputs
	DAC DC V <sub>DDA</sub> current	-	280	380	μA	With no load, middle code (0x800) on the inputs		
I <sub>DDA</sub> <sup>(4)</sup>	consumption in quiescent mode <sup>(3)</sup>	-	475	625	μA	With no load, worst code (0xF1C) at V <sub>REF+</sub> = 3.6 V in terms of DC consumption on the inputs		
DNL <sup>(4)</sup>	Differential non linearity Difference between two	-	-	±0.5	LSB	Given for the DAC in 10-bit configuration.		
	consecutive code-1LSB)	-	ı	±2	LSB	Given for the DAC in 12-bit configuration.		

Table 68. DAC characteristics (continued)

Symbol	Parameter	Min	Тур	Max	Unit	Comments
	Integral non linearity (difference between measured value at Code i	-	-	±1	LSB	Given for the DAC in 10-bit configuration.
INL <sup>(4)</sup>	and the value at Code i on a line drawn between Code 0 and last Code 1023)	nd the value at Code i on a he drawn between Code 0 - ±4 LSB of		Given for the DAC in 12-bit configuration.		
	Offset error	-	-	±10	mV	
Offset <sup>(4)</sup>	(difference between measured value at Code	-	-	±3	LSB	Given for the DAC in 10-bit at V <sub>REF+</sub> = 3.6 V
	(0x800) and the ideal value = $V_{REF+}/2$ )	-	-	±12	LSB	Given for the DAC in 12-bit at V <sub>REF+</sub> = 3.6 V
Gain error <sup>(4)</sup>	Gain error	-	-	±0.5	%	Given for the DAC in 12-bit configuration
t <sub>SETTLING</sub> <sup>(4)</sup>	Settling time (full scale: for a 10-bit input code transition between the lowest and the highest input codes when DAC_OUT reaches final value ±4LSB	-	3	6	μs	$C_{LOAD} \le 50 \text{ pF},$ $R_{LOAD} \ge 5 \text{ k}\Omega$
THD <sup>(4)</sup>	Total Harmonic Distortion Buffer ON	-	-	-	dB	$C_{LOAD} \le 50 \text{ pF},$ $R_{LOAD} \ge 5 \text{ k}\Omega$
Update rate <sup>(2)</sup>	Max frequency for a correct DAC_OUT change when small variation in the input code (from code i to i+1LSB)	-	-	1	MS/s	$C_{LOAD} \le 50 \text{ pF},$ $R_{LOAD} \ge 5 \text{ k}\Omega$
t <sub>WAKEUP</sub> <sup>(4)</sup>	Wakeup time from off state (Setting the ENx bit in the DAC Control register)	-	6.5	10	μs	$\begin{split} &C_{LOAD} \leq ~50~\text{pF},~R_{LOAD} \geq 5~\text{k}\Omega\\ &\text{input code between lowest and}\\ &\text{highest possible ones}. \end{split}$
PSRR+ (2)	Power supply rejection ratio (to V <sub>DDA</sub> ) (static DC measurement)	ı	-67	-40	dB	No R <sub>LOAD</sub> , C <sub>LOAD</sub> = 50 pF


On devices in WLCSP64+2 package, if IRROFF is set to V<sub>DD</sub>, the supply voltage can drop to 1.7 V when the device operates in the 0 to 70 °C temperature range using an external power supply supervisor (see Section 3.16).

<sup>2.</sup> Guaranteed by design, not tested in production.

<sup>3.</sup> The quiescent mode corresponds to a state where the DAC maintains a stable output level to ensure that no dynamic consumption occurs.

<sup>4.</sup> Guaranteed by characterization, not tested in production.

Figure 55. 12-bit buffered /non-buffered DAC



The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC\_CR register.

# 6.3.22 Temperature sensor characteristics

Table 69. TS characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T <sub>L</sub> <sup>(1)</sup>	V <sub>SENSE</sub> linearity with temperature	-	±1	±2	°C
Avg_Slope <sup>(1)</sup>	Average slope	-	2.5		mV/°C
V <sub>25</sub> <sup>(1)</sup>	Voltage at 25 °C	-	0.76		V
t <sub>START</sub> (2)	Startup time	-	6	10	μs
T <sub>S_temp</sub> <sup>(3)(2)</sup>	ADC sampling time when reading the temperature 1°C accuracy	10	-	-	μs

- 1. Based on characterization, not tested in production.
- 2. Guaranteed by design, not tested in production.
- 3. Shortest sampling time can be determined in the application by multiple iterations.

# 6.3.23 V<sub>BAT</sub> monitoring characteristics

Table 70. V<sub>BAT</sub> monitoring characteristics

Symbol	Parameter	Min	Тур	Max	Unit
R	Resistor bridge for V <sub>BAT</sub>	-	50	-	KΩ
Q	Ratio on V <sub>BAT</sub> measurement	-	2	-	
Er <sup>(1)</sup>	Error on Q	-1	-	+1	%
T <sub>S_vbat</sub> <sup>(2)(2)</sup>	ADC sampling time when reading the V <sub>BAT</sub> 1mV accuracy	5	-	-	μs

<sup>1.</sup> Guaranteed by design, not tested in production.

<sup>2.</sup> Shortest sampling time can be determined in the application by multiple iterations.

# 6.3.24 Embedded reference voltage

The parameters given in *Table 71* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 14*.

Symbol **Parameter Conditions** Min Max Unit Тур Internal reference voltage -40 °C < T<sub>A</sub> < +105 °C 1.18 1.21 1.24  $V_{\mathsf{REFINT}}$ ADC sampling time when T<sub>S\_vrefint</sub>(1) reading the internal reference 10 μs voltage Internal reference voltage  $V_{RERINT\_s}$  $V_{DD} = 3 V$ spread over the temperature 3 5 mV range T<sub>Coeff</sub><sup>(2)</sup> Temperature coefficient ppm/°C 30 50 t<sub>START</sub><sup>(2)</sup> Startup time 10 μs

Table 71. Embedded internal reference voltage

### 6.3.25 FSMC characteristics

# Asynchronous waveforms and timings

Figure 56 through Figure 59 represent asynchronous waveforms and Table 72 through Table 75 provide the corresponding timings. The results shown in these tables are obtained with the following FSMC configuration:

- AddressSetupTime = 1
- AddressHoldTime = 1
- DataSetupTime = 1
- BusTurnAroundDuration = 0x0

In all timing tables, the T<sub>HCLK</sub> is the HCLK clock period.

<sup>1.</sup> Shortest sampling time can be determined in the application by multiple iterations.

<sup>2.</sup> Guaranteed by design, not tested in production.




Figure 56. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms

1. Mode 2/B, C and D only. In Mode 1, FSMC\_NADV is not used.


Table 72. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings<sup>(1)(2)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FSMC_NE low time	2T <sub>HCLK</sub> - 0.5	2T <sub>HCLK</sub> +0.5	ns
t <sub>v(NOE_NE)</sub>	FSMC_NEx low to FSMC_NOE low	0.5	2.5	ns
t <sub>w(NOE)</sub>	FSMC_NOE low time	2T <sub>HCLK</sub> - 1	2T <sub>HCLK</sub> + 0.5	ns
t <sub>h(NE_NOE)</sub>	FSMC_NOE high to FSMC_NE high hold time	0	-	ns
t <sub>v(A_NE)</sub>	FSMC_NEx low to FSMC_A valid	-	4	ns
t <sub>h(A_NOE)</sub>	Address hold time after FSMC_NOE high	0	-	ns
t <sub>v(BL_NE)</sub>	FSMC_NEx low to FSMC_BL valid	-	0.5	ns
t <sub>h(BL_NOE)</sub>	FSMC_BL hold time after FSMC_NOE high	0	-	ns
t <sub>su(Data_NE)</sub>	Data to FSMC_NEx high setup time	T <sub>HCLK</sub> + 0.5	-	ns
t <sub>su(Data_NOE)</sub>	Data to FSMC_NOEx high setup time	T <sub>HCLK</sub> + 2.5	-	ns
t <sub>h(Data_NOE)</sub>	Data hold time after FSMC_NOE high	0	-	ns
t <sub>h(Data_NE)</sub>	Data hold time after FSMC_NEx high	0	-	ns
t <sub>v(NADV_NE)</sub>	FSMC_NEx low to FSMC_NADV low	-	2.5	ns
t <sub>w(NADV</sub> )	FSMC_NADV low time	-	T <sub>HCLK</sub> - 0.5	ns



- 1.  $C_L = 30 pF$ .
- 2. Based on characterization, not tested in production.

Figure 57. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms



1. Mode 2/B, C and D only. In Mode 1, FSMC\_NADV is not used.

Table 73. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings  $^{(1)(2)}$ 

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FSMC_NE low time	3T <sub>HCLK</sub>	3T <sub>HCLK</sub> + 4	ns
t <sub>v(NWE_NE</sub> )	FSMC_NEx low to FSMC_NWE low	T <sub>HCLK</sub> - 0.5	T <sub>HCLK</sub> + 0.5	ns
t <sub>w(NWE)</sub>	FSMC_NWE low time	T <sub>HCLK</sub> - 0.5	T <sub>HCLK</sub> + 3	ns
t <sub>h(NE_NWE)</sub>	FSMC_NWE high to FSMC_NE high hold time	T <sub>HCLK</sub>	-	ns
t <sub>v(A_NE)</sub>	FSMC_NEx low to FSMC_A valid	-	0	ns
t <sub>h(A_NWE)</sub>	Address hold time after FSMC_NWE high	T <sub>HCLK</sub> - 3	-	ns
t <sub>v(BL_NE)</sub>	FSMC_NEx low to FSMC_BL valid	-	0.5	ns
t <sub>h(BL_NWE)</sub>	FSMC_BL hold time after FSMC_NWE high	T <sub>HCLK</sub> -1	-	ns
t <sub>v(Data_NE)</sub>	Data to FSMC_NEx low to Data valid	-	T <sub>HCLK</sub> + 5	ns
t <sub>h(Data_NWE)</sub>	Data hold time after FSMC_NWE high	T <sub>HCLK</sub> +0.5	-	ns
t <sub>v(NADV_NE)</sub>	FSMC_NEx low to FSMC_NADV low	-	2	ns
t <sub>w(NADV)</sub>	FSMC_NADV low time	-	T <sub>HCLK</sub> + 1.5	ns

- 1. C<sub>L</sub> = 30 pF.
- 2. Based on characterization, not tested in production.




Table 74. Asynchronous multiplexed PSRAM/NOR read timings<sup>(1)(2)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FSMC_NE low time	3T <sub>HCLK</sub> -1	3T <sub>HCLK</sub> +1	ns
t <sub>v(NOE_NE)</sub>	FSMC_NEx low to FSMC_NOE low	2T <sub>HCLK</sub>	2T <sub>HCLK</sub> +0.5	ns
t <sub>w(NOE)</sub>	FSMC_NOE low time	T <sub>HCLK</sub> -1	T <sub>HCLK</sub> +1	ns
t <sub>h(NE_NOE)</sub>	FSMC_NOE high to FSMC_NE high hold time	0	-	ns
t <sub>v(A_NE)</sub>	FSMC_NEx low to FSMC_A valid	-	2	ns
t <sub>v(NADV_NE)</sub>	FSMC_NEx low to FSMC_NADV low	1	2.5	ns
t <sub>w(NADV)</sub>	FSMC_NADV low time	T <sub>HCLK</sub> - 1.5	T <sub>HCLK</sub>	ns
t <sub>h(AD_NADV)</sub>	FSMC_AD(adress) valid hold time after FSMC_NADV high)	T <sub>HCLK</sub>	-	ns
t <sub>h(A_NOE)</sub>	Address hold time after FSMC_NOE high	T <sub>HCLK</sub>	-	ns
t <sub>h(BL_NOE)</sub>	FSMC_BL time after FSMC_NOE high	0	-	ns
t <sub>v(BL_NE)</sub>	FSMC_NEx low to FSMC_BL valid	-	1	ns
t <sub>su(Data_NE)</sub>	Data to FSMC_NEx high setup time	T <sub>HCLK</sub> + 2	-	ns



Table 74. Asynchronous multiplexed PSRAM/NOR read timings<sup>(1)(2)</sup> (continued)

Symbol	Parameter	Min	Max	Unit
t <sub>su(Data_NOE)</sub>	Data to FSMC_NOE high setup time	T <sub>HCLK</sub> + 3	1	ns
t <sub>h(Data_NE)</sub>	Data hold time after FSMC_NEx high	0	-	ns
t <sub>h(Data_NOE)</sub>	Data hold time after FSMC_NOE high	0	-	ns

<sup>1.</sup> C<sub>L</sub> = 30 pF.



<sup>2.</sup> Based on characterization, not tested in production.




Figure 59. Asynchronous multiplexed PSRAM/NOR write waveforms

Table 75. Asynchronous multiplexed PSRAM/NOR write timings<sup>(1)(2)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	FSMC_NE low time	4T <sub>HCLK</sub> -1	4T <sub>HCLK</sub> +1	ns
t <sub>v(NWE_NE)</sub>	FSMC_NEx low to FSMC_NWE low	T <sub>HCLK</sub> - 1	T <sub>HCLK</sub>	ns
t <sub>w(NWE)</sub>	FSMC_NWE low tim e	2T <sub>HCLK</sub>	2T <sub>HCLK</sub> +1	ns
t <sub>h(NE_NWE)</sub>	FSMC_NWE high to FSMC_NE high hold time	T <sub>HCLK</sub> - 1	-	ns
t <sub>v(A_NE)</sub>	FSMC_NEx low to FSMC_A valid	-	0	ns
t <sub>v(NADV_NE)</sub>	FSMC_NEx low to FSMC_NADV low	1	2	ns
t <sub>w(NADV)</sub>	FSMC_NADV low time	T <sub>HCLK</sub> -2	T <sub>HCLK</sub> + 2	ns
t <sub>h(AD_NADV)</sub>	FSMC_AD(adress) valid hold time after FSMC_NADV high)	T <sub>HCLK</sub>	-	ns
t <sub>h(A_NWE)</sub>	Address hold time after FSMC_NWE high	T <sub>HCLK</sub> - 0.5	-	ns
t <sub>h(BL_NWE)</sub>	FSMC_BL hold time after FSMC_NWE high	T <sub>HCLK</sub> - 1	-	ns
t <sub>v(BL_NE)</sub>	FSMC_NEx low to FSMC_BL valid	-	0.5	ns
t <sub>v(Data_NADV)</sub>	FSMC_NADV high to Data valid	-	T <sub>HCLK</sub> +2	ns
t <sub>h(Data_NWE)</sub>	Data hold time after FSMC_NWE high	T <sub>HCLK</sub> - 0.5	-	ns

<sup>1.</sup>  $C_L = 30 pF$ .

<sup>2.</sup> Based on characterization, not tested in production.

# Synchronous waveforms and timings

*Figure 60* through *Figure 63* represent synchronous waveforms and *Table 77* through *Table 79* provide the corresponding timings. The results shown in these tables are obtained with the following FSMC configuration:

- BurstAccessMode = FSMC\_BurstAccessMode\_Enable;
- MemoryType = FSMC\_MemoryType\_CRAM;
- WriteBurst = FSMC WriteBurst Enable;
- CLKDivision = 1; (0 is not supported, see the STM32F20xxx/21xxx reference manual)
- DataLatency = 1 for NOR Flash; DataLatency = 0 for PSRAM

In all timing tables, the  $T_{\mbox{\scriptsize HCLK}}$  is the HCLK clock period.




Figure 60. Synchronous multiplexed NOR/PSRAM read timings

Table 76. Synchronous multiplexed NOR/PSRAM read timings<sup>(1)(2)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(CLK)</sub>	FSMC_CLK period	2T <sub>HCLK</sub>	-	ns
t <sub>d(CLKL-NExL)</sub>	FSMC_CLK low to FSMC_NEx low (x=02)	-	0	ns
t <sub>d(CLKL-NExH)</sub>	FSMC_CLK low to FSMC_NEx high (x= 02)	1	-	ns
t <sub>d(CLKL-NADVL)</sub>	FSMC_CLK low to FSMC_NADV low	-	1.5	ns
t <sub>d(CLKL-NADVH)</sub>	FSMC_CLK low to FSMC_NADV high	2.5	-	ns
t <sub>d(CLKL-AV)</sub>	FSMC_CLK low to FSMC_Ax valid (x=1625)	-	0	ns
t <sub>d(CLKL-AIV)</sub>	FSMC_CLK low to FSMC_Ax invalid (x=1625)	0	-	ns
t <sub>d(CLKH-NOEL)</sub>	FSMC_CLK high to FSMC_NOE low	-	1	ns
t <sub>d(CLKL-NOEH)</sub>	FSMC_CLK low to FSMC_NOE high	1	-	ns
t <sub>d(CLKL-ADV)</sub>	FSMC_CLK low to FSMC_AD[15:0] valid	-	3	ns
t <sub>d(CLKL-ADIV)</sub>	FSMC_CLK low to FSMC_AD[15:0] invalid	0	-	ns
t <sub>su(ADV-CLKH)</sub>	FSMC_A/D[15:0] valid data before FSMC_CLK high	5	-	ns
t <sub>h(CLKH-ADV)</sub>	FSMC_A/D[15:0] valid data after FSMC_CLK high	0	-	ns

<sup>1.</sup>  $C_L = 30 pF$ .

<sup>2.</sup> Based on characterization, not tested in production.




Figure 61. Synchronous multiplexed PSRAM write timings

Table 77. Synchronous multiplexed PSRAM write timings<sup>(1)(2)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(CLK)</sub>	FSMC_CLK period	2T <sub>HCLK</sub> - 1	-	ns
t <sub>d(CLKL-NExL)</sub>	FSMC_CLK low to FSMC_NEx low (x=02)	-	0	ns
t <sub>d(CLKL-NExH)</sub>	FSMC_CLK low to FSMC_NEx high (x= 02)	2	-	ns
t <sub>d(CLKL-NADVL)</sub>	FSMC_CLK low to FSMC_NADV low	-	2	ns
t <sub>d(CLKL-NADVH)</sub>	FSMC_CLK low to FSMC_NADV high	3	-	ns
t <sub>d(CLKL-AV)</sub>	FSMC_CLK low to FSMC_Ax valid (x=1625)	-	0	ns
t <sub>d(CLKL-AIV)</sub>	FSMC_CLK low to FSMC_Ax invalid (x=1625)	7	-	ns
t <sub>d(CLKL-NWEL)</sub>	FSMC_CLK low to FSMC_NWE low	-	1	ns
t <sub>d(CLKL-NWEH)</sub>	FSMC_CLK low to FSMC_NWE high	0	-	ns
t <sub>d(CLKL-ADIV)</sub>	FSMC_CLK low to FSMC_AD[15:0] invalid	0	-	ns
t <sub>d(CLKL-DATA</sub> )	FSMC_A/D[15:0] valid data after FSMC_CLK low	-	2	ns
t <sub>d(CLKL-NBLH)</sub>	FSMC_CLK low to FSMC_NBL high	0.5	-	ns

- 1.  $C_L = 30 pF$ .
- 2. Based on characterization, not tested in production.




Table 78. Synchronous non-multiplexed NOR/PSRAM read timings<sup>(1)(2)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(CLK)</sub>	FSMC_CLK period	2T <sub>HCLK</sub>	-	ns
t <sub>d(CLKL-NExL)</sub>	FSMC_CLK low to FSMC_NEx low (x=02)	-	0	ns
t <sub>d(CLKL-NExH)</sub>	FSMC_CLK low to FSMC_NEx high (x= 02)	1	-	ns
t <sub>d(CLKL-NADVL)</sub>	FSMC_CLK low to FSMC_NADV low	-	2.5	ns
t <sub>d(CLKL-NADVH)</sub>	FSMC_CLK low to FSMC_NADV high	4	-	ns
t <sub>d(CLKL-AV)</sub>	FSMC_CLK low to FSMC_Ax valid (x=1625)	-	0	ns
t <sub>d(CLKL-AIV)</sub>	FSMC_CLK low to FSMC_Ax invalid (x=1625)	3	-	ns
t <sub>d(CLKH-NOEL)</sub>	FSMC_CLK high to FSMC_NOE low	-	1	ns
t <sub>d(CLKL-NOEH)</sub>	FSMC_CLK low to FSMC_NOE high	1.5	-	ns
t <sub>su(DV-CLKH)</sub>	FSMC_D[15:0] valid data before FSMC_CLK high	8	-	ns
t <sub>h(CLKH-DV)</sub>	FSMC_D[15:0] valid data after FSMC_CLK high	0	-	ns

- 1.  $C_L = 30 pF$ .
- 2. Based on characterization, not tested in production.




Table 79. Synchronous non-multiplexed PSRAM write timings<sup>(1)(2)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(CLK)</sub>	FSMC_CLK period	2T <sub>HCLK</sub> - 1	-	ns
t <sub>d(CLKL-NExL)</sub>	FSMC_CLK low to FSMC_NEx low (x=02)	-	1	ns
t <sub>d(CLKL-NExH)</sub>	FSMC_CLK low to FSMC_NEx high (x= 02)	1	-	ns
t <sub>d(CLKL-</sub> NADVL)	FSMC_CLK low to FSMC_NADV low	1	5	ns
t <sub>d(CLKL-</sub> NADVH)	FSMC_CLK low to FSMC_NADV high	6	ı	ns
t <sub>d(CLKL-AV)</sub>	FSMC_CLK low to FSMC_Ax valid (x=1625)	1	0	ns
t <sub>d(CLKL-AIV)</sub>	FSMC_CLK low to FSMC_Ax invalid (x=1625)	8	ı	ns
t <sub>d(CLKL-NWEL)</sub>	FSMC_CLK low to FSMC_NWE low	-	1	ns
t <sub>d(CLKL-NWEH)</sub>	FSMC_CLK low to FSMC_NWE high	1	-	ns

Table 79. Synchronous non-multiplexed PSRAM write timings<sup>(1)(2)</sup> (continued)

Symbol	Parameter	Min	Max	Unit
t <sub>d(CLKL-Data)</sub>	FSMC_D[15:0] valid data after FSMC_CLK low	-	2	ns
t <sub>d(CLKL-NBLH)</sub>	FSMC_CLK low to FSMC_NBL high	2	-	ns

<sup>1.</sup>  $C_L = 30 pF$ .

## PC Card/CompactFlash controller waveforms and timings

*Figure 64* through *Figure 69* represent synchronous waveforms together with *Table 80* and *Table 81* provides the corresponding timings. The results shown in this table are obtained with the following FSMC configuration:

- COM.FSMC\_SetupTime = 0x04;
- COM.FSMC WaitSetupTime = 0x07;
- COM.FSMC\_HoldSetupTime = 0x04;
- COM.FSMC\_HiZSetupTime = 0x00;
- ATT.FSMC SetupTime = 0x04;
- ATT.FSMC\_WaitSetupTime = 0x07;
- ATT.FSMC\_HoldSetupTime = 0x04;
- ATT.FSMC\_HiZSetupTime = 0x00;
- IO.FSMC\_SetupTime = 0x04;
- IO.FSMC\_WaitSetupTime = 0x07;
- IO.FSMC\_HoldSetupTime = 0x04;
- IO.FSMC\_HiZSetupTime = 0x00;
- TCLRSetupTime = 0;
- TARSetupTime = 0;

In all timing tables, the T<sub>HCLK</sub> is the HCLK clock period.

<sup>2.</sup> Based on characterization, not tested in production.





Figure 64. PC Card/CompactFlash controller waveforms for common memory read access

1. FSMC\_NCE4\_2 remains high (inactive during 8-bit access.

Figure 65. PC Card/CompactFlash controller waveforms for common memory write access






Figure 66. PC Card/CompactFlash controller waveforms for attribute memory read access

1. Only data bits 0...7 are read (bits 8...15 are disregarded).





Figure 67. PC Card/CompactFlash controller waveforms for attribute memory write access

1. Only data bits 0...7 are driven (bits 8...15 remains Hi-Z).






Figure 69. PC Card/CompactFlash controller waveforms for I/O space write access

Table 80. Switching characteristics for PC Card/CF read and write cycles in attribute/common space<sup>(1)(2)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>v(NCEx-A)</sub>	FSMC_Ncex low to FSMC_Ay valid	-	0	ns
t <sub>h(NCEx_AI)</sub>	FSMC_NCEx high to FSMC_Ax invalid	4	-	ns
t <sub>d(NREG-NCEx)</sub>	FSMC_NCEx low to FSMC_NREG valid	-	3.5	ns
t <sub>h(NCEx-NREG)</sub>	FSMC_NCEx high to FSMC_NREG invalid	T <sub>HCLK</sub> + 4	-	ns
t <sub>d(NCEx-NWE)</sub>	FSMC_NCEx low to FSMC_NWE low	-	5T <sub>HCLK</sub> + 1	ns
t <sub>d(NCEx-NOE)</sub>	FSMC_NCEx low to FSMC_NOE low	-	5T <sub>HCLK</sub>	ns
t <sub>w(NOE)</sub>	FSMC_NOE low width	8T <sub>HCLK</sub> - 0.5	8T <sub>HCLK</sub> + 1	ns
t <sub>d(NOE_NCEx)</sub>	FSMC_NOE high to FSMC_NCEx high	5T <sub>HCLK</sub> + 2.5	-	ns
t <sub>su (D-NOE)</sub>	FSMC_D[15:0] valid data before FSMC_NOE high	4	-	ns
t <sub>h (N0E-D)</sub>	FSMC_N0E high to FSMC_D[15:0] invalid	2	-	ns
t <sub>w(NWE)</sub>	FSMC_NWE low width	8T <sub>HCLK</sub> - 1	8T <sub>HCLK</sub> + 4	ns
t <sub>d(NWE_NCEx</sub> )	FSMC_NWE high to FSMC_NCEx high	5T <sub>HCLK</sub> + 1.5		ns
t <sub>d(NCEx-NWE)</sub>	FSMC_NCEx low to FSMC_NWE low	-	5HCLK+ 1	ns
t <sub>v (NWE-D)</sub>	FSMC_NWE low to FSMC_D[15:0] valid	-	0	ns
t <sub>h (NWE-D)</sub>	FSMC_NWE high to FSMC_D[15:0] invalid	8 T <sub>HCLK</sub>	-	ns
t <sub>d (D-NWE)</sub>	FSMC_D[15:0] valid before FSMC_NWE high	13T <sub>HCLK</sub>	-	ns

<sup>1.</sup>  $C_L = 30 pF$ .

<sup>2.</sup> Based on characterization, not tested in production.

Table 01. 5W	itening characteristics for 1 o card/or re	au and write cy	cies iii i/O spac	<b>G</b>
Symbol	Parameter	Min	Max	Unit
t <sub>w(NIOWR)</sub>	FSMC_NIOWR low width	8T <sub>HCLK</sub> - 0.5	-	ns
t <sub>v(NIOWR-D)</sub>	FSMC_NIOWR low to FSMC_D[15:0] valid	-	5T <sub>HCLK</sub> - 1	ns
t <sub>h(NIOWR-D)</sub>	FSMC_NIOWR high to FSMC_D[15:0] invalid	8T <sub>HCLK</sub> - 3	-	ns
t <sub>d(NCE4_1-NIOWR)</sub>	FSMC_NCE4_1 low to FSMC_NIOWR valid	-	5T <sub>HCLK</sub> + 1.5	ns
t <sub>h(NCEx-NIOWR)</sub>	FSMC_NCEx high to FSMC_NIOWR invalid	5T <sub>HCLK</sub>	-	ns
t <sub>d(NIORD-NCEx)</sub>	FSMC_NCEx low to FSMC_NIORD valid	-	5T <sub>HCLK</sub> + 1	ns
t <sub>h(NCEx-NIORD)</sub>	FSMC_NCEx high to FSMC_NIORD) valid	5T <sub>HCLK</sub> 0.5	-	ns
t <sub>w(NIORD)</sub>	FSMC_NIORD low width	8T <sub>HCLK</sub> + 1	-	ns
t <sub>su(D-NIORD)</sub>	FSMC_D[15:0] valid before FSMC_NIORD high	9.5		ns
t <sub>d(NIORD-D)</sub>	FSMC_D[15:0] valid after FSMC_NIORD high	0		ns

Table 81. Switching characteristics for PC Card/CF read and write cycles in I/O space<sup>(1)(2)</sup>

# NAND controller waveforms and timings

Figure 70 through Figure 73 represent synchronous waveforms, together with Table 82 and Table 83 provides the corresponding timings. The results shown in this table are obtained with the following FSMC configuration:

- COM.FSMC\_SetupTime = 0x01;
- COM.FSMC\_WaitSetupTime = 0x03;
- COM.FSMC\_HoldSetupTime = 0x02;
- COM.FSMC\_HiZSetupTime = 0x01;
- ATT.FSMC\_SetupTime = 0x01;
- ATT.FSMC\_WaitSetupTime = 0x03;
- ATT.FSMC\_HoldSetupTime = 0x02;
- ATT.FSMC\_HiZSetupTime = 0x01;
- Bank = FSMC\_Bank\_NAND;
- MemoryDataWidth = FSMC\_MemoryDataWidth\_16b;
- ECC = FSMC\_ECC\_Enable;
- ECCPageSize = FSMC\_ECCPageSize\_512Bytes;
- TCLRSetupTime = 0;
- TARSetupTime = 0;

In all timing tables, the T<sub>HCLK</sub> is the HCLK clock period.

<sup>1.</sup>  $C_L = 30 pF$ .

<sup>2.</sup> Based on characterization, not tested in production.

Electrical characteristics STM32F20xxx

FSMC\_NCEx

ALE (FSMC\_A17)
CLE (FSMC\_A16)

FSMC\_NWE

FSMC\_NOE (NRE)

FSMC\_NOE (NRE)


th(NOE-ALE)


th(NOE-D)

FSMC\_D[15:0]

ai14901c

Figure 70. NAND controller waveforms for read access








Figure 72. NAND controller waveforms for common memory read access

Figure 73. NAND controller waveforms for common memory write access




Table 82. Switching characteristics for NAND Flash read cycles (1)(2)

Symbol	Parameter	Min	Max	Unit
t <sub>w(N0E)</sub>	FSMC_NOE low width	4T <sub>HCLK</sub> - 1	4T <sub>HCLK</sub> + 2	ns
t <sub>su(D-NOE)</sub>	FSMC_D[15-0] valid data before FSMC_NOE high	9	-	ns
t <sub>h(NOE-D</sub> )	FSMC_D[15-0] valid data after FSMC_NOE high	3	-	ns
t <sub>d(ALE-NOE)</sub>	FSMC_ALE valid before FSMC_NOE low	-	3T <sub>HCLK</sub>	ns
t <sub>h(NOE-ALE)</sub>	FSMC_NWE high to FSMC_ALE invalid	3T <sub>HCLK</sub> + 2	-	ns

<sup>1.</sup>  $C_1 = 30 pF$ .

<sup>2.</sup> Based on characterization, not tested in production.

**Electrical characteristics** STM32F20xxx

Symbol	Parameter	Min	Max	Unit					
$t_{w(NWE)}$	FSMC_NWE low width	4T <sub>HCLK</sub> -1	4T <sub>HCLK</sub> + 3	ns					
t <sub>v(NWE-D)</sub>	FSMC_NWE low to FSMC_D[15-0] valid	-	0	ns					
t <sub>h(NWE-D)</sub>	FSMC_NWE high to FSMC_D[15-0] invalid	3T <sub>HCLK</sub>	-	ns					
t <sub>d(D-NWE)</sub>	FSMC_D[15-0] valid before FSMC_NWE high	5T <sub>HCLK</sub>	-	ns					
t <sub>d(ALE-NWE)</sub>	FSMC_ALE valid before FSMC_NWE low	-	3T <sub>HCLK</sub> + 2	ns					
t <sub>h(NWE-ALE)</sub>	FSMC_NWE high to FSMC_ALE invalid	3T <sub>HCLK</sub> - 2	-	ns					

Table 83. Switching characteristics for NAND Flash write cycles<sup>(1)(2)</sup>

### 6.3.26 Camera interface (DCMI) timing specifications

**Table 84. DCMI characteristics** 

Symbol	Parameter	Conditions	Min	Max
-	Frequency ratio DCMI_PIXCLK/f <sub>HCLK</sub>	DCMI_PIXCLK= 48 MHz		0.4

### 6.3.27 SD/SDIO MMC card host interface (SDIO) characteristics

Unless otherwise specified, the parameters given in *Table 85* are derived from tests performed under ambient temperature,  $f_{PCLKX}$  frequency and  $V_{DD}$  supply voltage conditions summarized in Table 14.

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output alternate function characteristics (D[7:0], CMD, CK).

tW(CKH) tW(CKL) CK D, CMD (output) t<sub>ISU</sub> - t<sub>IH</sub> D, CMD (input) ai14887

Figure 74. SDIO high-speed mode

<sup>1.</sup>  $C_L = 30 pF$ .

<sup>2.</sup> Based on characterization, not tested in production.

CK <del>|</del> tohd +tovd D, CMD (output) ai14888

Figure 75. SD default mode

Table 85. SD / MMC characteristics

Symbol	Parameter	Conditions	Min	Max	Unit						
f <sub>PP</sub>	Clock frequency in data transfer mode	C <sub>L</sub> ≤ 30 pF	0	48	MHz						
-	SDIO_CK/f <sub>PCLK2</sub> frequency ratio	-	-	8/3	-						
t <sub>W(CKL)</sub>	Clock low time, f <sub>PP</sub> = 16 MHz	$C_L \leq 30 pF$	32								
t <sub>W(CKH)</sub>	Clock high time, f <sub>PP</sub> = 16 MHz	C <sub>L</sub> ≤ 30 pF	31		200						
t <sub>r</sub>	Clock rise time	$C_L \le 30 pF$		3.5	– ns						
t <sub>f</sub>	Clock fall time	$C_L \le 30 \text{ pF}$		5							
CMD, D inp	outs (referenced to CK)	•			•						
t <sub>ISU</sub>	Input setup time	$C_L \leq 30 pF$	2		20						
t <sub>IH</sub>	Input hold time	$C_L \leq 30 pF$	0		ns						
CMD, D ou	tputs (referenced to CK) in MMC and	SD HS mode									
t <sub>OV</sub>	Output valid time	$C_L \leq 30 pF$		6	20						
t <sub>OH</sub>	Output hold time	C <sub>L</sub> ≤ 30 pF	0.3		ns						
CMD, D ou	CMD, D outputs (referenced to CK) in SD default mode <sup>(1)</sup>										
t <sub>OVD</sub>	Output valid default time	C <sub>L</sub> ≤ 30 pF		7	ne						
t <sub>OHD</sub>	Output hold default time	C <sub>L</sub> ≤ 30 pF	0.5		- ns						

<sup>1.</sup> Refer to SDIO\_CLKCR, the SDI clock control register to control the CK output.

### **RTC** characteristics 6.3.28

Table 86. RTC characteristics

Symbol	Parameter	Conditions	Min	Max
-	f <sub>PCLK1</sub> /RTCCLK frequency ratio	Any read/write operation from/to an RTC register	4	-



## Package characteristics 7

# Package mechanical data 7.1

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

DocID15818 Rev 11 150/178






Figure 76. LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package outline

1. Drawing is not to scale.

Table 87. LQFP64 - 10 x 10 mm 64 pin low-profile quad flat package mechanical data

Cumbal		millimeters			inches <sup>(1)</sup>	
Symbol	Symbol Min		Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	11.800	12.000	12.200	0.4646	0.4724	0.4803
D1	9.800	10.000	10.200	0.3937	0.3937	0.4016
D3	-	7.500	-	-	0.2953	-



Table 87. LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package mechanical data (continued)

Cumbal		millimeters			inches <sup>(1)</sup>	
Symbol	Min	Тур	Max	Min	Тур	Max
E	11.800	12.000	12.200	0.4646	0.4724	0.4803
E1	9.800	10.000	10.200	0.3937	0.3937	0.4016
E3	-	7.500	-	-	0.2953	-
е	-	0.500	-	-	0.0197	-
K	0°	3.5°	7°	0°	3.5°	7°
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
ccc	-	-	0.080	-	-	0.0031

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 77. Recommended footprint

48

0.5

10.3

10.3

10.3

10.3

11.2

12.7

12.7

12.7

12.7

12.7

12.7

12.7

13.8

14909c

1. Drawing is not to scale.

2. Dimensions are in millimeters.

152/178 DocID15818 Rev 11




Figure 78. WLCSP64+2 - 0.400 mm pitch wafer level chip size package outline

1. Drawing is not to scale.

Table 88. WLCSP64+2 - 0.400 mm pitch wafer level chip size package mechanical data

Sumbol		millimeters		inches		
Symbol	Min	Тур	Max	Min	Тур	Max
А	0.520	0.570	0.600	0.0205	0.0224	0.0236
A1	0.170	0.190	0.210	0.0067	0.0075	0.0083
A2	0.350	0.380	0.410	0.0138	0.0150	0.0161
b	0.245	0.270	0.295	0.0096	0.0106	0.0116
D	3.619	3.639	3.659	0.1425	0.1433	0.1441
E	3.951	3.971	3.991	0.1556	0.1563	0.1571
е	-	0.400	-	-	0.0157	-
e1	-	3.218	-	-	0.1267	-
F	-	0.220	-	-	0.0087	-



Table 88. WLCSP64+2 - 0.400 mm pitch wafer level chip size package mechanical data (continued)

Symbol		millimeters			inches	
Symbol	Min	Тур	Max	Min	Тур	Max
G	-	0.386	-	-	0.0152	-
eee	-	-	0.050	-	-	0.0020




Figure 79. LQFP100, 14 x 14 mm 100-pin low-profile quad flat package outline

1. Drawing is not to scale.

Table 89. LQPF100 - 14 x 14 mm 100-pin low-profile quad flat package mechanical data

iable doi 14. 1 to 11. X 11 mm 100 pm 10m promo quad nat packago mochamour auta							
Cumb al		millimeters			inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max	
А	-	-	1.600	-	-	0.0630	
A1	0.050	-	0.150	0.0020	-	0.0059	
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571	
b	0.170	0.220	0.270	0.0067	0.0087	0.0106	
С	0.090	-	0.200	0.0035	-	0.0079	
D	15.800	16.000	16.200	0.6220	0.6299	0.6378	
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591	
D3	-	12.000	-	-	0.4724	-	
Е	15.800	16.000	16.200	0.6220	0.6299	0.6378	
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591	




Table 89. LQPF100 - 14 x 14 mm 100-pin low-profile quad flat package mechanical data

Symbol		millimeters		inches <sup>(1)</sup>			
Symbol	Min	Тур	Max	Min	Тур	Max	
E3	-	12.000	-	-	0.4724	-	
е	-	0.500	-	-	0.0197	-	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1	-	1.000	-	-	0.0394	-	
k	0°	3.5°	7°	0°	3.5°	7°	
CCC	-	-	0.080	-	-	0.0031	

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 80. Recommended footprint



- 1. Drawing is not to scale.
- 2. Dimensions are in millimeters.

DocID15818 Rev 11 156/178




Figure 81. LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package outline

1. Drawing is not to scale.

Table 90. LQFP144 20 x 20 mm, 144-pin low-profile quad flat package mechanical data

Comple al		millimeters		inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	21.800	22.000	22.200	0.8583	0.8661	0.874
D1	19.800	20.000	20.200	0.7795	0.7874	0.7953
D3	-	17.500	-	-	0.689	-
E	21.800	22.000	22.200	0.8583	0.8661	0.8740



ai14905c

Table 90. LQFP144 20 x 20 mm, 144-pin low-profile quad flat package mechanical data (continued)

Symbol		millimeters				
Symbol	Min	Тур	Max	Min	Тур	Max
E1	19.800	20.000	20.200	0.7795	0.7874	0.7953
E3	-	17.500	-	-	0.6890	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
CCC	-	-	0.080	-	-	0.0031

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

108 109 109 17,85 17,85 17,85 19,9 17,85 22.6

-19.9 ·22.6

Figure 82. Recommended footprint

- 1. Drawing is not to scale.
- 2. Dimensions are in millimeters.

158/178 DocID15818 Rev 11




Figure 83. LQFP176 - Low profile quad flat package 24 × 24 × 1.4 mm, package outline

1. Drawing is not to scale.

Table 91. LQFP176 - Low profile quad flat package 24 × 24 × 1.4 mm package mechanical data

Symbol	millimeters			inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	-	1.450	0.0531	-	0.0571
b	0.170	-	0.270	0.0067	-	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	23.900	-	24.100	0.9409	-	0.9488
Е	23.900	-	24.100	0.9409	-	0.9488
е	-	0.500	-	-	0.0197	-
HD	25.900	-	26.100	1.0197	-	1.0276



Table 91. LQFP176 - Low profile quad flat package 24 × 24 × 1.4 mm package mechanical data (continued)

Symbol		millimeters incl			inches <sup>(1)</sup>	ches <sup>(1)</sup>	
	Min	Тур	Max	Min	Тур	Max	
HE	25.900		26.100	1.0197		1.0276	
L <sup>(2)</sup>	0.450		0.750	0.0177		0.0295	
L1		1.000			0.0394		
ZD		1.250			0.0492		
ZE		1.250			0.0492		
k	0°		7°	0°		7°	
ccc			0.080			0.0031	

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

160/178 DocID15818 Rev 11

<sup>2.</sup> L dimension is measured at gauge plane at 0.25 mm above the seating plane.




Figure 84. LQFP176 recommended footprint

1. Dimensions are expressed in millimeters.






Figure 85. UFBGA176+25 - ultra thin fine pitch ball grid array 10 × 10 × 0.6 mm, package outline

1. Drawing is not to scale.

Table 92. UFBGA176+25 - ultra thin fine pitch ball grid array 10 × 10 × 0.6 mm mechanical data

Cumbal		millimeters			inches <sup>(1)</sup>	
Symbol	Min	Тур	Max	Min	Тур	Max
А	0.460	0.530	0.600	0.0181	0.0209	0.0236
A1	0.050	0.080	0.110	0.002	0.0031	0.0043
A2	0.400	0.450	0.500	0.0157	0.0177	0.0197
b	0.230	0.280	0.330	0.0091	0.0110	0.0130
D	9.950	10.000	10.050	0.3917	0.3937	0.3957
E	9.950	10.000	10.050	0.3917	0.3937	0.3957
е	-	0.650	-	-	0.0256	-
F	0.400	0.450	0.500	0.0157	0.0177	0.0197
ddd	-	-	0.080	-	-	0.0031
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.080	-	-	0.0031

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

162/178 DocID15818 Rev 11



# 7.2 Thermal characteristics

The maximum chip-junction temperature,  $T_J$  max, in degrees Celsius, may be calculated using the following equation:

$$T_J \max = T_A \max + (P_D \max x \Theta_{JA})$$

## Where:

- T<sub>A</sub> max is the maximum ambient temperature in °C,
- Θ<sub>JA</sub> is the package junction-to-ambient thermal resistance, in °C/W,
- $P_D$  max is the sum of  $P_{INT}$  max and  $P_{I/O}$  max ( $P_D$  max =  $P_{INT}$  max +  $P_{I/O}$ max),
- P<sub>INT</sub> max is the product of I<sub>DD</sub> and V<sub>DD</sub>, expressed in Watts. This is the maximum chip internal power.

P<sub>I/O</sub> max represents the maximum power dissipation on output pins where:

$$P_{I/O} \max = \sum (V_{OL} \times I_{OL}) + \sum ((V_{DD} - V_{OH}) \times I_{OH}),$$

taking into account the actual  $V_{OL}$  /  $I_{OL}$  and  $V_{OH}$  /  $I_{OH}$  of the I/Os at low and high level in the application.

Symbol	Parameter	Value	Unit
	Thermal resistance junction-ambient LQFP 64 - 10 × 10 mm / 0.5 mm pitch	45	
	Thermal resistance junction-ambient WLCSP64+2 - 0.400 mm pitch	51	
0	Thermal resistance junction-ambient LQFP100 - 14 × 14 mm / 0.5 mm pitch	46	°C/W
$\Theta_{JA}$ .	Thermal resistance junction-ambient LQFP144 - 20 × 20 mm / 0.5 mm pitch	40	C/VV
	Thermal resistance junction-ambient LQFP176 - 24 × 24 mm / 0.5 mm pitch	38	
	Thermal resistance junction-ambient UFBGA176 - 10× 10 mm / 0.5 mm pitch	39	


Table 93. Package thermal characteristics

# Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.

Part numbering STM32F20xxx

# 8 Part numbering



The 66 pins is available on WLCSP package only.

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.

164/178 DocID15818 Rev 11



# 9 Revision history

**Table 95. Document revision history** 

Date	Revision	Changes
05-Jun-2009	1	Initial release.
09-Oct-2009	2	Document status promoted from Target specification to Preliminary data.  In Table 8: STM32F20x pin and ball definitions:  - Note 4 updated  - V <sub>DD_SA</sub> and V <sub>DD_3</sub> pins inverted (Figure 12: STM32F20x LQFP100 pinout, Figure 13: STM32F20x LQFP144 pinout and Figure 14: STM32F20x LQFP176 pinout corrected accordingly).  Section 7.1: Package mechanical data changed to LQFP with no exposed pad.
01-Feb-2010	3	LFBGA144 package removed. STM32F203xx part numbers removed. Part numbers with 128 and 256 Kbyte Flash densities added. Encryption features removed. PC13-TAMPER-RTC renamed to PC13-RTC_AF1 and PI8-TAMPER-RTC renamed to PI8-RTC_AF2.
13-Jul-2010	4	Renamed high-speed SRAM, system SRAM. Removed combination: 128 KBytes Flash memory in LQFP144. Added UFBGA176 package. Added note 1 related to LQFP176 package in Table 2, Figure 14, and Table 94. Added information on ART accelerator and audio PLL (PLLI2S). Added Table 6: USART feature comparison. Several updates on Table 8: STM32F20x pin and ball definitions and Table 10: Alternate function mapping. ADC, DAC, oscillator, RTC_AF, WKUP and VBUS signals removed from alternate functions and moved to the "other functions" column in Table 8: STM32F20x pin and ball definitions.  TRACESWO added in Figure 4: STM32F20x block diagram, Table 8: STM32F20x pin and ball definitions, and Table 10: Alternate function mapping.  XTAL oscillator frequency updated on cover page, in Figure 4: STM32F20x block diagram and in Section 3.11: External interrupt/event controller (EXTI).  Updated list of peripherals used for boot mode in Section 3.13: Boot modes.  Added Regulator bypass mode in Section 3.16: Voltage regulator, and Section 6.3.4: Operating conditions at power-up / power-down (regulator OFF).  Updated Section 3.17: Real-time clock (RTC), backup SRAM and backup registers.  Added Note Note: in Section 3.18: Low-power modes.  Added SPI TI protocol in Section 3.23: Serial peripheral interface (SPI).

Revision history STM32F20xxx

Table 95. Document revision history (continued)

Date	Revision	95. Document revision history (continued)  Changes	
		Added USB OTG FS features in Section 3.28: Universal serial bus on-	
		the-go full-speed (OTG_FS).	
		Updated $V_{CAP\_1}$ and $V_{CAP\_2}$ capacitor value to 2.2 $\mu F$ in <i>Figure 19: Power supply scheme</i> .	
		Removed DAC, modified ADC limitations, and updated I/O compensation for 1.8 to 2.1 V range in <i>Table 15: Limitations depending on the operating power supply range</i> .	
		Added $V_{BORL}$ , $V_{BORM}$ , $V_{BORH}$ and $I_{RUSH}$ in Table 19: Embedded reset and power control block characteristics.	
		Removed table Typical current consumption in Sleep mode with Flash memory in Deep power down mode. Merged typical and maximum current consumption sections and added <i>Table 21: Typical and</i>	
		maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator disabled), Table 20: Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator enabled) or RAM, Table 22: Typical and maximum current consumption in Sleep mode, Table 23: Typical and maximum current consumptions in Stop mode, Table 24: Typical and maximum current consumptions in Standby mode, and Table 25: Typical and maximum	
		current consumptions in VBAT mode.	
		Update Table 34: Main PLL characteristics and added Section 6.3.11: PLL spread spectrum clock generation (SSCG) characteristics.	
		Added Note 8 for CIO in Table 48: I/O AC characteristics.	
13-Jul-2010	4	Updated Section 6.3.18: TIM timer characteristics.	
13-341-2010	(continued)	Added T <sub>NRST_OUT</sub> in <i>Table 49: NRST pin characteristics</i> .	
		Updated Table 52: I2C characteristics.	
		Removed 8-bit data in and data out waveforms from <i>Figure 47: ULPI timing diagram</i> .	
		Removed note related to ADC calibration in <i>Table 67</i> . Section 6.3.20: 12-bit ADC characteristics: ADC characteristics tables merged into one single table; tables ADC conversion time and ADC accuracy removed.	
		Updated Table 68: DAC characteristics.	
		Updated Section 6.3.22: Temperature sensor characteristics and Section 6.3.23: VBAT monitoring characteristics.	
		Update Section 6.3.26: Camera interface (DCMI) timing specifications.	
		Added Section 6.3.27: SD/SDIO MMC card host interface (SDIO) characteristics, and Section 6.3.28: RTC characteristics.	
			Added Section 7.2: Thermal characteristics. Updated Table 91: LQFP176 - Low profile quad flat package 24 × 24 × 1.4 mm package mechanical data and Figure 83: LQFP176 - Low profile quad flat
		package 24 × 24 × 1.4 mm, package outline.	
		Changed tape and reel code to TX in <i>Table 94: Ordering information scheme</i> .	
		Added Table 101: Main applications versus package for STM32F2xxx microcontrollers. Updated figures in Appendix A.2: USB OTG full speed (FS) interface solutions and A.3: USB OTG high speed (HS) interface solutions. Updated Figure 94: Audio player solution using PLL, PLLI2S, USB and 1 crystal and Figure 95: Audio PLL (PLLI2S)	
		providing accurate I2S clock.	



Table 95. Document revision history (continued)

Date	Revision	Changes
		Update I/Os in Section : Features.
		Added WLCSP64+2 package. Added note 1 related to LQFP176 on cover page.
		Added trademark for ART accelerator. Updated Section 3.2:  Adaptive real-time memory accelerator (ART Accelerator™).
		Updated Figure 5: Multi-AHB matrix.
		Added case of BOR inactivation using IRROFF on WLCSP devices in Section 3.15: Power supply supervisor.
		Reworked Section 3.16: Voltage regulator to clarify regulator off modes. Renamed PDROFF, IRROFF in the whole document.
		Added Section 3.19: VBAT operation.
		Updated LIN and IrDA features for UART4/5 in <i>Table 6: USART feature comparison</i> .
		Table 8: STM32F20x pin and ball definitions: Modified V <sub>DD 3</sub> pin, and
		added note related to the FSMC_NL pin; renamed BYPASS-REG REGOFF, and add IRROFF pin; renamed USART4/5 UART4/5. USART4 pins renamed UART4.
		Changed $V_{SS}$ SA to $V_{SS}$ , and $V_{DD}$ SA pin reserved for future use.
		Updated maximum HSE crystal frequency to 26 MHz.
		Section 6.2: Absolute maximum ratings: Updated V <sub>IN</sub> minimum and maximum values and note related to five-volt tolerant inputs in Table 11: Voltage characteristics. Updated I <sub>INJ(PIN)</sub> maximum values and related notes in Table 12: Current characteristics.
25-Nov-2010	5	Updated V <sub>DDA</sub> minimum value in <i>Table 14: General operating</i> conditions.
		Added Note 2 and updated Maximum CPU frequency in <i>Table 15</i> :
		Limitations depending on the operating power supply range, and added Figure 21: Number of wait states versus fCPU and VDD range.
		Added brownout level 1, 2, and 3 thresholds in <i>Table 19: Embedded reset and power control block characteristics</i> .
		Changed f <sub>OSC_IN</sub> maximum value in <i>Table 30: HSE 4-26 MHz</i> oscillator characteristics.
		Changed f <sub>PLL_IN</sub> maximum value in <i>Table 34: Main PLL</i> characteristics, and updated jitter parameters in <i>Table 35: PLLI2S</i> (audio PLL) characteristics.
		Section 6.3.16: I/O port characteristics: updated V <sub>IH</sub> and V <sub>IL</sub> in Table 48: I/O AC characteristics.
		Added Note 1 below Table 47: Output voltage characteristics.
		Updated R <sub>PD</sub> and R <sub>PU</sub> parameter description in <i>Table 57: USB OTG FS DC electrical characteristics</i> .
		Updated V <sub>REF+</sub> minimum value in <i>Table 66: ADC characteristics</i> .
		Updated Table 71: Embedded internal reference voltage.
		Removed Ethernet and USB2 for 64-pin devices in <i>Table 101: Main applications versus package for STM32F2xxx microcontrollers</i> .
		Added A.2: USB OTG full speed (FS) interface solutions, removed "OTG FS connection with external PHY" figure, updated Figure 87, Figure 88, and Figure 90 to add STULPI01B.



Revision history STM32F20xxx

Table 95. Document revision history (continued)

Date	Revision	Changes
		Changed datasheet status to "Full Datasheet".
		Introduced concept of SRAM1 and SRAM2.  LQFP176 package now in production and offered only for 256 Kbyte and 1 Mbyte devices. Availability of WLCSP64+2 package limited to 512 Kbyte and 1 Mbyte devices.  Updated Figure 3: Compatible board design between STM32F10xx and STM32F2xx for LQFP144 package and Figure 2: Compatible board design between STM32F10xx and STM32F2xx for LQFP100 package.  Added camera interface for STM32F207Vx devices in Table 2:
		STM32F205xx features and peripheral counts.  Removed 16 MHz internal RC oscillator accuracy in Section 3.12:  Clocks and startup.
		Updated Section 3.16: Voltage regulator.
		Modified I <sup>2</sup> S sampling frequency range in Section 3.12: Clocks and startup, Section 3.24: Inter-integrated sound (I2S), and Section 3.30: Audio PLL (PLLI2S).
		Updated Section 3.17: Real-time clock (RTC), backup SRAM and backup registers and description of TIM2 and TIM5 in Section 3.20.2: General-purpose timers (TIMx).
		Modified maximum baud rate (oversampling by 16) for USART1 in Table 6: USART feature comparison.
22-Apr-2011	6	Updated note related to RFU pin below Figure 12: STM32F20x LQFP100 pinout, Figure 13: STM32F20x LQFP144 pinout, Figure 14: STM32F20x LQFP176 pinout, Figure 15: STM32F20x UFBGA176 ballout, and Table 8: STM32F20x pin and ball definitions.
		In <i>Table 8: STM32F20x pin and ball definitions</i> ,:changed I2S2_CK and I2S3_CK to I2S2_SCK and I2S3_SCK, respectively; added PA15 and TT (3.6 V tolerant I/O).
		Added RTC_50Hz as PB15 alternate function in <i>Table 8: STM32F20x</i>
		pin and ball definitions and Table 10: Alternate function mapping.
		Removed ETH _RMII_TX_CLK for PC3/AF11 in <i>Table 10: Alternate</i> function mapping.
		Updated Table 11: Voltage characteristics and Table 12: Current characteristics.
		T <sub>STG</sub> updated to –65 to +150 in <i>Table 13: Thermal characteristics</i> . Added CEXT, ESL, and ESR in <i>Table 14: General operating conditions</i> as well as <i>Section 6.3.2: VCAP1/VCAP2 external capacitor</i> .
		Modified Note 4 in Table 15: Limitations depending on the operating power supply range.
		Updated Table 17: Operating conditions at power-up / power-down (regulator ON), and Table 18: Operating conditions at power-up / power-down (regulator OFF).
		Added OSC_OUT pin in Figure 17: Pin loading conditions. and Figure 18: Pin input voltage.
		Updated <i>Figure 19: Power supply scheme</i> to add IRROFF and REGOFF pins and modified notes.
		Updated V <sub>PVD</sub> , V <sub>BOR1</sub> , V <sub>BOR2</sub> , V <sub>BOR3</sub> , T <sub>RSTTEMPO</sub> typical value, and I <sub>RUSH</sub> , added E <sub>RUSH</sub> and <i>Note 2</i> in <i>Table 19: Embedded reset and power control block characteristics</i> .



Table 95. Document revision history (continued)

Date
22-Apr-2011



Revision history STM32F20xxx

Table 95. Document revision history (continued)

Date	Revision	Changes
22-Apr-2011	6 (continued)	Changed t <sub>w(SCKH)</sub> to t <sub>w(SCLH)</sub> . t <sub>w(SCKL)</sub> to t <sub>w(SCLL)</sub> . t <sub>r(SCK)</sub> to t <sub>r(SCL)</sub> , and t <sub>r(SCK)</sub> to t <sub>r(SCL)</sub> in <i>Table 52: 12C characteristics</i> and in <i>Figure 40: 12C bus AC waveforms and measurement circuit</i> .  Added <i>Table 57: USB OTG FS DC electrical characteristics</i> and updated <i>Table 58: USB OTG FS electrical characteristics</i> .  Updated V <sub>DD</sub> minimum value in <i>Table 62: Ethernet DC electrical characteristics</i> .  Updated <i>Table 66: ADC characteristics</i> and R <sub>AIN</sub> equation.  Updated <i>Table 66: ADC characteristics</i> and R <sub>AIN</sub> equation.  Updated R <sub>AIN</sub> equation. Updated <i>Table 68: DAC characteristics</i> .  Updated R typical value in <i>Table 70: VBAT monitoring characteristics</i> .  Updated <i>Table 71: Embedded internal reference voltage</i> .  Modified FSMC_NOE waveform in <i>Figure 56: Asynchronous nonmultiplexed SRAM/PSRAM/NOR read waveforms</i> . Shifted end of FSMC_NEX/NADV/addresses/NWE/NOE/NWAIT of a half FSMC_CLK period, changed t <sub>d</sub> (CLKH-NEXH) to t <sub>d</sub> (CLKL-NEXH), t <sub>d</sub> (CLKH-AIV) to t <sub>d</sub> (CLKL-NOXH), and updated data latency from 1 to 0 in <i>Figure 60: Synchronous multiplexed NOR/PSRAM read timings, Figure 61: Synchronous multiplexed NOR/PSRAM read timings, and Figure 63: Synchronous non-multiplexed NOR/PSRAM read timings, and <i>Figure 63: Synchronous non-multiplexed NOR/PSRAM read timings</i>, and <i>Figure 63: Synchronous non-multiplexed NoR/PSRAM read</i></i>

Table 95. Document revision history (continued)

Data	Revision	95. Document revision history (continued)
Date	Revision	Changes
14-Jun-2011	7	Added SDIO in <i>Table 2: STM32F205xx features and peripheral counts</i> . Updated V <sub>IN</sub> for 5V tolerant pins in <i>Table 11: Voltage characteristics</i> . Updated jitter parameters description in <i>Table 34: Main PLL characteristics</i> .  Remove jitter values for system clock in <i>Table 35: PLLI2S (audio PLL) characteristics</i> .  Updated <i>Table 42: EMI characteristics</i> .  Updated <i>Note 2</i> in <i>Table 52: I2C characteristics</i> .  Updated Avg_Slope typical value and T <sub>S_temp</sub> minimum value in <i>Table 69: TS characteristics</i> .  Updated T <sub>S_vbat</sub> minimum value in <i>Table 70: VBAT monitoring characteristics</i> .  Updated T <sub>S_vrefint</sub> mimimum value in <i>Table 71: Embedded internal reference voltage</i> .  Added Software option in <i>Section 8: Part numbering</i> .  In <i>Table 101: Main applications versus package for STM32F2xxx microcontrollers</i> , renamed USB1 and USB2, USB OTG FS and USB OTG HS, respectively; and removed USB OTG FS and camera interface for 64-pin package; added USB OTG HS on 64-pin package;
20-Dec-2011	8	Updated SDIO register addresses in Figure 16: Memory map.  Updated Figure 3: Compatible board design between STM32F10xx and STM32F2xx for LQFP144 package, Figure 2: Compatible board design between STM32F10xx and STM32F2xx for LQFP100 package, Figure 1: Compatible board design between STM32F10xx and STM32F2xx for LQFP64 package, and added Figure 4: Compatible board design between STM32F10xx and STM32F2xx for LQFP64 package, and STM32F2xx for LQFP176 package.  Updated Section 3.3: Memory protection unit.  Updated Section 3.6: Embedded SRAM.  Updated Section 3.6: Embedded SRAM.  Updated Section 3.28: Universal serial bus on-the-go full-speed (OTG_FS) to remove external FS OTG PHY support.  In Table 8: STM32F20x pin and ball definitions: changed SPI2_MCK and SPI3_MCK to I2S2_MCK and I2S3_MCK, respectively. Added ETH_RMII_TX_EN atternate function to PG11. Added EVENTOUT in the list of alternate functions for I/O pin/balls. Removed OTG_FS_SDA, OTG_FS_SCL and OTG_FS_INTN alternate functions.  In Table 10: Alternate function mapping: changed I2S3_SCK to I2S3_MCK for PC7/AF6, added FSMC_NCE3 for PG9, FSMC_NE3 for PG10, and FSMC_NCE2 for PD7. Removed OTG_FS_SDA, OTG_FS_SCL and OTG_FS_INTN alternate functions. Changed I2S3_SCK into I2S3_MCK for PC7/AF6. Updated peripherals corresponding to AF12.  Removed CEXT and ESR from Table 14: General operating conditions.

Revision history STM32F20xxx

Table 95. Document revision history (continued)

Table 95. Document revision history (continued)		
Date	Revision	Changes
20-Dec-2011	8 (continued)	Added maximum power consumption at T <sub>A</sub> =25 °C in Table 23: Typical and maximum current consumptions in Stop mode.  Updated md minimum value in Table 36: SSCG parameters constraint. Added examples in Section 6.3.11: PLL spread spectrum clock generation (SSCG) characteristics.  Updated Table 54: SPI characteristics and Table 55: I2S characteristics.  Updated Figure 47: ULPI timing diagram and Table 61: ULPI timing. Updated Table 63: Dynamics characteristics: Ethernet MAC signals for SMI, Table 64: Dynamics characteristics: Ethernet MAC signals for RMII, and Table 65: Dynamics characteristics: Ethernet MAC signals for MII.  Section 6.3.25: FSMC characteristics: updated Table 72 to Table 83, changed C <sub>L</sub> value to 30 pF, and modified FSMC configuration for asynchronous timings and waveforms. Updated Figure 61: Synchronous multiplexed PSRAM write timings.  Updated Table 84: DCMI characteristics.  Updated Table 92: UFBGA176+25 - ultra thin fine pitch ball grid array 10 × 10 × 0.6 mm mechanical data.  Updated Table 94: Ordering information scheme.  Appendix A.2: USB OTG full speed (FS) interface solutions: updated Figure 87: USB OTG FS (full speed) host-only connection and added Note 2, updated Figure 88: OTG FS (full speed) connection dual-role with internal PHY and added Note 3 and Note 4, modified Figure 89: OTG HS (high speed) device connection, host and dual-role in high-speed mode with external PHY and added Note 2.  Appendix A.3: USB OTG HS device-only connection in FS mode and USB OTG HS (high speed) device connection, host and dual-role in high-speed mode with external PHY.  Added Appendix A.4: Ethernet interface solutions.  Updated disclaimer on last page.
24-Apr-2012	9	Updated V <sub>DD</sub> minimum value in <i>Section 2: Description</i> .  Updated number of USB OTG HS and FS, modified packages for STM32F207lx part numbers, added <i>Note 1</i> related to FSMC and <i>Note 2</i> related to SPI/I2S, and updated <i>Note 3</i> in <i>Table 2: STM32F205xx features and peripheral counts</i> and <i>Table 3: STM32F207xx features and peripheral counts</i> .  Added <i>Note 2</i> and update TIM5 in <i>Figure 4: STM32F20x block diagram</i> .  Updated maximum number of maskable interrupts in <i>Section 3.10: Nested vectored interrupt controller (NVIC)</i> .  Updated V <sub>DD</sub> minimum value in <i>Section 3.14: Power supply schemes</i> .  Updated <i>Note a</i> in <i>Section 3.16.1: Regulator ON</i> .  Removed STM32F205xx in <i>Section 3.28: Universal serial bus on-the-go full-speed (OTG_FS)</i> .



Table 95. Document revision history (continued)

Date	Revision	Changes
24-Apr-2012	9 (continued)	Removed support of I2C for OTG PHY in Section 3.29: Universal serial bus on-the-go high-speed (OTG_HS).  Removed OTG_HS_SCL, OTG_HS_SDA, OTG_FS_INTN in Table 8: STM32F20x pin and ball definitions and Table 10: Alternate function mapping.  Renamed PH10 alternate function into TIM5_CH1 in Table 10: Alternate function mapping.  Added Table 9: FSMC pin definition.  Updated Note 2 in Table 14: General operating conditions, Note 2 in Table 15: Limitations depending on the operating power supply range, and Note 1 below Figure 21: Number of wait states versus fCPU and VDD range.  Updated VpOR/PDR in Table 19: Embedded reset and power control block characteristics.  Updated typical values in Table 24: Typical and maximum current consumptions in VBAT mode.  Updated Table 30: HSE 4-26 MHz oscillator characteristics and Table 31: LSE oscillator characteristics, (fLSE = 32.768 kHz).  Updated Table 37: Flash memory characteristics, Table 38: Flash memory programming, and Table 39: Flash memory programming with VPP.  Updated Section: Output driving current.  Updated Note 3 and removed note related to minimum hold time value in Table 52: I2C characteristics.  Updated Note 1, CADC, lyREF+, and lyDDA in Table 66: ADC characteristics.  Updated Note 1 in Table 68: DAC characteristics.  Updated Section Figure 85: UFBGA176+25 - ultra thin fine pitch ball grid array 10 × 10 × 0.6 mm, package outline.  Appendix A.1: Main applications versus package: removed number of address lines for FSMC/NAND in Table 101: Main applications versus package for STM32F2xxx microcontrollers.  Appendix A.4: Ethernet interface solutions: updated Figure 92: Complete audio player solution 2.

Revision history STM32F20xxx

Table 95. Document revision history (continued)

Date	Revision	Changes
		Changed minimum supply voltage from 1.65 to 1.8 V.
		Updated number of AHB buses in Section 2: Description and Section 3.12: Clocks and startup.
		Removed Figure 4. Compatible board design between STM32F10xx and STM32F2xx for LQFP176 package.
		Updated Note 2 below Figure 4: STM32F20x block diagram.
		Changed System memory to System memory + OTP in <i>Figure 16: Memory map</i> .
		Added Note 1 below Table 16: VCAP1/VCAP2 operating conditions.
		Updated V <sub>DDA</sub> and V <sub>REF+</sub> decouping capacitor in <i>Figure 19: Power supply scheme</i> and updated <i>Note 3</i> .
		Changed simplex mode into half-duplex mode in Section 3.24: Inter- integrated sound (I2S).
		Replaced DAC1_OUT and DAC2_OUT by DAC_OUT1 and DAC_OUT2, respectively.Changed TIM2_CH1/TIM2_ETR into TIM2_CH1_ETR for PA0 and PA5 in <i>Table 10: Alternate function</i>
		mapping.  Updated note applying to I <sub>DD</sub> (external clock and all peripheral disabled) in Table 21: Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART accelerator disabled). Updated Note 3 below Table 22: Typical and maximum current consumption in Sleep mode.
29-Oct-2012	10	Removed f <sub>HSE_ext</sub> typical value in <i>Table 28: High-speed external user clock characteristics</i> .
		Updated master I2S clock jitter conditions and vaues in <i>Table 35:</i> PLLI2S (audio PLL) characteristics.
		Updated equations in Section 6.3.11: PLL spread spectrum clock generation (SSCG) characteristics.
		Swapped TTL and CMOS port conditions for V <sub>OL</sub> and V <sub>OH</sub> in <i>Table 47:</i> Output voltage characteristics.
		Updated V <sub>IL(NRST)</sub> and V <sub>IH(NRST)</sub> in <i>Table 49: NRST pin</i> characteristics.
		Updated <i>Table 54: SPI characteristics</i> and <i>Table 55: I2S</i> characteristics. Removed note 1 related to measurement points below Figure 42: SPI timing diagram - slave mode and CPHA = 1, Figure 43: SPI timing diagram - master mode, and Figure 44: I2S slave timing diagram (Philips protocol)(1).
		Updated t <sub>HC</sub> in <i>Table 61: ULPI timing</i> .
		Updated Figure 48: Ethernet SMI timing diagram, Table 63: Dynamics characteristics: Ethernet MAC signals for SMI and Table 65: Dynamics characteristics: Ethernet MAC signals for MII.
		Update f <sub>TRIG</sub> in <i>Table 66: ADC characteristics</i> .
		Updated I <sub>DDA</sub> description in <i>Table 68: DAC characteristics</i> .
		Updated note below Figure 53: Power supply and reference decoupling (VREF+ not connected to VDDA) and Figure 54: Power supply and reference decoupling (VREF+ connected to VDDA).



174/178 DocID15818 Rev 11

Table 95. Document revision history (continued)

Date	Revision	Changes
29-Oct-2012	10 (continued)	Replaced t <sub>d(CLKL-NOEL)</sub> by t <sub>d(CLKH-NOEL)</sub> in Table 76: Synchronous multiplexed NOR/PSRAM read timings, Table 78: Synchronous non-multiplexed NOR/PSRAM read timings, Figure 60: Synchronous multiplexed NOR/PSRAM read timings and Figure 62: Synchronous non-multiplexed NOR/PSRAM read timings.  Added Figure 84: LQFP176 recommended footprint.  Added Note 2 below Figure 86: Regulator OFF/internal reset ON.  Updated device subfamily in Table 94: Ordering information scheme.  Remove reference to note 2 for USB IOTG FS in Table 101: Main applications versus package for STM32F2xxx microcontrollers.

Revision history STM32F20xxx

Table 95. Document revision history (continued)

Date	Revision	Changes
		In the whole document, updated notes related to WLCSP64+2 usage with IRROFF set to V <sub>DD</sub> . Updated Section 3.14: Power supply schemes, Section 3.15: Power supply supervisor, Section 3.16.1: Regulator ON and Section 3.16.2: Regulator OFF. Added Section 3.16.3: Regulator ON/OFF and internal reset ON/OFF availability. Added note related to WLCSP64+2 package. Restructured RTC features and added reference clock detection in
		Section 3.17: Real-time clock (RTC), backup SRAM and backup registers.  Added note indicating the package view below Figure 10: STM32F20x LQFP64 pinout, Figure 12: STM32F20x LQFP100 pinout, Figure 13: STM32F20x LQFP144 pinout, and Figure 14: STM32F20x LQFP176
		pinout.  Added Table 7: Legend/abbreviations used in the pinout table. Table 8: STM32F20x pin and ball definitions: content reformatted; removed indeces on V <sub>SS</sub> and V <sub>DD</sub> ; updated PA4, PA5, PA6, PC4, BOOT0; replaced DCMI_12 by DCMI_D12, TIM8_CHIN by TIM8_CH1N, ETH_MII_RX_D0 by ETH_MII_RXD0, ETH_MII_RX_D1 by ETH_MII_RXD1, ETH_RMII_RXD1, ETH_RMII_RXD1, and RMII_CRS_DV by ETH_RMII_RX_D1 by ETH_RMII_RXD1, and RMII_CRS_DV by ETH_RMII_CRS_DV.
04-Nov-2013	11	Table 10: Alternate function mapping: replaced FSMC_BLN1 by FSMC_NBL1, added EVENTOUT as AF15 alternated fucntion for PC13, PC14, PC15, PH0, PH1, and PI8.
		Updated Figure 17: Pin loading conditions and Figure 18: Pin input voltage.
		Added V <sub>IN</sub> in <i>Table 14: General operating conditions</i> .
		Removed note applying to V <sub>POR/PDR</sub> minimum value in <i>Table 19: Embedded reset and power control block characteristics.</i>
		Updated notes related to C <sub>L1</sub> and C <sub>L2</sub> in Section : Low-speed external clock generated from a crystal/ceramic resonator.
		Updated conditions in <i>Table 41: EMS characteristics</i> . Updated <i>Table 42: EMI characteristics</i> . Updated V <sub>IL</sub> , V <sub>IH</sub> and V <sub>Hys</sub> in <i>Table 46: I/O static characteristics</i> . Added <i>Figure : Output driving current</i> and updated <i>Figure 38: I/O AC characteristics definition</i> .
		Updated V <sub>IL(NRST)</sub> and V <sub>IH(NRST)</sub> in <i>Table 49: NRST pin</i> characteristics, updated <i>Figure 38: I/O AC characteristics definition</i> .
		Removed tests conditions in Section: I2C interface characteristics. Updated Table 52: I2C characteristics and Figure 40: I2C bus AC waveforms and measurement circuit.
		Updated I <sub>VREF+</sub> and I <sub>VDDA</sub> in <i>Table 66: ADC characteristics</i> . Updated Offset comments in <i>Table 68: DAC characteristics</i> .
		Updated minimum t <sub>h(CLKH-DV)</sub> value in <i>Table 78: Synchronous non-multiplexed NOR/PSRAM read timings</i> .



176/178 DocID15818 Rev 11

Table 95. Document revision history (continued)

Date	Revision	Changes
04-Nov-2013	11 (continued)	Removed Appendix A Application block diagrams.  Updated Figure 76: LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package outline and Table 87: LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package mechanical data. Updated Figure 79: LQFP100, 14 x 14 mm 100-pin low-profile quad flat package outline, Figure 81: LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package outline, Figure 83: LQFP176 - Low profile quad flat package 24 × 24 × 1.4 mm, package outline. Updated Figure 85: UFBGA176+25 - ultra thin fine pitch ball grid array 10 × 10 × 0.6 mm, package outline and Figure 85: UFBGA176+25 - ultra thin fine pitch ball grid array 10 × 10 × 0.6 mm, package outline.

## Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

